## (4) <br> MOIOROLA Semioonduotors

## Supplied by: ADVANCED SEMICONDUCTOR DEVICES (PTY) LTD. P.O. BOX 2944, JHANNESBURG 2000 TELEPHONE: $802-4107$



## MCU/MPU APPLICATIONS MANUAL

This manual contains a compilation of application notes which will help engineers in their system designs. They cover a broad range of Motorola $8 / 16$ bits microcomponents.

Specific data on Motorola products can be obtained from any Motorola Distributor or Sales office as can full data on all MCU/MPU products in the Microprocessor manual.

[^0]aquanium elecironics "All rights reserved"

Box 391262
Frinted in Switzerland
3.82

##  


 hengmachey


$\qquad$
$\qquad$

## INDEX



## INDEX (cont.)

|  |  | Page |
| :---: | :---: | :---: |
| AN-809 | Interfacing the MC68000 to the MC6846 Riot | 240 |
| AN-810 | Dual 16-Bit Ports for the MC68000 Using Two MC6821S | 247 |
| AN-815 | Color Graphics for the MC68000 Using the MC6847 | 252 |
| AN-816 | Software Refreshed Memory Card for the MC68000 | 255 |
| AN-817 | Asynchronous Communications for the MC68000 Using the MC6850 | 261 |
| AN-818 | Synchronous I/O for the MC68000 Using the MC6852 | 265 |
| AN-819 | Prioritized Individually Vectored Interrupts for Multiple Peripheral Systems with the MC68000 | 270 |
| AN-820 | Hardware Considerations for Direct Memory Access Using the MC6809 Microprocessor Unit and MC6844 DMA Controller | 276 |
| AN-823 | CBUG05 Debug Monitor Program for MC146805E2 Microprocessor Unit | 281 |
| AN-824 | MC68000 DMA Using the MC6844 DMA Controller | 323 |
| AN-830 | An Intelligent Terminal with Data Link Capability | 331 |
| AN-831 | An IEEE-488 Bus Interface Using DMA | 374 |
| AN-834 | Using the MC68000 and the MC6845 for a Color Graphics System | 396 |
| AN-836 | Using Low-Cost 1 MHz Peripherals in a 2 MHz System with the MC68B09 and the MC68B09E | 423 |
| AN-839 | A Data Communications System Using an MC6809 MPU, MC68652 MPCC, and/or the MC68661 EPCI | 430 |
| AN-850 | Multi-Processor Controller Using the MC6809E and the MC68120 | 443 |
| AN-851 | Motorola MC6845 CRTC Simplifies Video Display Controllers | 462 |
| AN-852 | Monitor for the MC146805G2L1 Microcomputer | 483 |

## LOW-SPEED MODEM SYSTEM DESIGN USING THE MC6860

Prepared by:
Jon M. DeLaune
Computer Applications

This application note describes modem systems for full duplex origiriate only, automatic answer-answer only and answer/originate with automatic answer. Described are the peripheral circuits such as limiters and bandpass filters that surround the MC6860 to make it a 100 Series compatible modem syster.

## LOW-SPEED MODEM SYSTEM DESIGN USING THE MC6860

## GENERAL

Low-speed modem designers will find that the MC6860 MOS LSI Modem with its built-in modulator, demodulator, and supervisory control will allow the design of a high performance, low cost 100 Series type modem. The designer, by selecting from different filter configurations and some surrounding support circuitry, may design either an originate only, answer only, or automatic answer/originate modem system.

It is the purpose of this note to cover in some detail these surrounding building blocks that comprise the total system. To familiarize the reader with the MC6860 chip operation, a general overview will be included with a more detailed description to be obtained from the MC6860 data sheet.

## BASIC MC6860 CIRCUIT OPERATION

As illustrated in Figure 1, the MC6860 Modem contains a digital modulator, demodulator, and a supervisory control section to handle line disciplines for full duplex originate, auto-answer, and auto-disconnect operations.

## Modulator

The modulator section converts serial digital data into analog frequencies for output to the telephone network. The analog output from the modem is a digital synthesized sine wave having one of four possible frequencies as listed in Figure 2. The modulation scheme used is frequency shift keying (FSK), where a logic "0" (space) is the lower frequency and a logic " 1 " (mark) is the upper or higher

figure 1 - MC6860 Modem

| Output | Originate | Answer |
| :--- | :--- | :--- |
| Mark | 1270 Hz | 2225 Hz |
| Space | 1070 Hz | 2025 Hz |

## FIGURE 2 - Output Frequency Shift Keying Pairs

frequency of either the originate or answer frequency pairs. The analog signal output level from the modulator is typically 350 millivolts (rms) into a load of 100 k ohms; therefore, for the MC6860 to interface into a 600 ohm line system such as the telephone network with the necessary signal magnitude, an external transmit buffer will be required.

## Demodulator

The demodulator section receives either the lower or upper (answer or originate modem) frequency tone pairs, and by a technique of digital half-cycle detection determines the presence of a mark or a space frequency and will output at the Receive Data pin either a digital logic " 1 " or " 0 " to the terminal or computer equipment. The incoming analog signal from the line should be bandlimited (filtered) and limited (amplified/clipped) prior to the demodulator carrier input to remove interfering signals and system noise. The limited input signal presented to the demodulator input should be at $50 \%$ duty cycle ( $\pm 4 \%$ ) over the full input signal dynamic range and be at a TTL compatible input level in order to maintain low biterrorrate performance.

## Supervisory Control

The supervisory control section of the MC6860 contains the necessary logic to provide initial inter-modem handshaking as well as operational protocol, such as automatic answer, originate only, initiate disconnect, and automatic disconnect. A graphical illustration of these control operations provided by the MC6860 is shown in Figures 3, 4, 5 , and 6 . Signals provided by the MC6860 for interfacing between a data terminal and either a CBS or a CBT telephone network data coupler are shown at the top right of Figure 1. Switch Hook (SH), Ring Indicator (RI), and Answer Phone ( An Ph ) signals will interface directly with a CBT data coupler, or with a CBS data coupler when RS-232 interface circuits are used. Both of these data coupler interface methods will be illustrated in later system implementation examples.

Additional control signals that are provided for data terminal control are: Data Terminal Ready (DTR), Clear-to-Send ( $\overline{C T S}$ ), Receive Break (Rx Brk), Transmit Break (Tx Brk), and Break Release (Brk R). The Mode output is a control function that is system oriented for the surrounding filter block. This output can be used to control switchable filters to provide a full automatic answer/ originate modem system. A logic low level at the Mode output pin indicates the demodulator is in the answer mode of operation and will demodulate 1070 Hz and 1270 Hz incoming signals. When the Mode output is in a high state, the frequencies demodulated will be 2025 Hz and 2225 Hz . A design example using switchable filters will be illustrated in a later section.


FIGURE 3 - Automatic Answer


FIGURE 4-Automatic Disconnect - Long or Short Space


FIGURE 5 - Originate Only


FIGURE 6 - Initiate Disconnect

A self test feature is included in the MC6860 for testing the modulator/demodulator sections. When a low logic level is applied to the Self Test (ST) input pin, the demodulator is switched to detect the modulator transmitted frequency pair. Channel establishment obtained during initial handshaking is not lost, with only the Mode output changing state during initiation of self test as shown in Figure 7. This test feature allows the modulator, demodulator, and interval timer circuitry to be checked for proper operation during diagnostic system test.

| $\overline{S T}$ | $\overline{S H}$ | $\overline{R I}$ | Mode |
| :---: | :---: | :---: | :---: |
| $H$ | $L$ | $H$ | $H$ |
| $H$ | $H$ | $L$ | $L$ |
| $L$ | $L$ | $H$ | $L$ |
| $L$ | $H$ | $L$ | $H$ |

FIGURE 7 - Mode Control Truth Table

## MODEM FILTER DESIGN

Filter networks are among the most important surrounding element blocks in a modem system. As shown in Figure 8 , a filter block is used in the receive carrier signal path and another filter block is used in the transmit carrier signal path. The transmit carrier filter may not be required in answer only modem designs but is required for originate mode operation.

The receive filter must provide sufficient adjacent channel rejection to provide good bit-error performance. During answer only operation, the filter must pass the receive frequencies of 1070 and 1270 Hz , but reject the adjacent channel local transmit frequencies of 2025 and 2225 Hz .

Typically, the receive carrier bandpass filter should provide greater than 35 dB attenuation to the adjacent channel. During full duplex originate operation, the local transmit signal produces second harmonic energy within the receive filter bandpass ( $2 \times 1070 \mathrm{~Hz}=2140 \mathrm{~Hz}$ ). To reduce this frequency component in the receive filter passband, a transmit carrier filter must be included. This transmit filter may be either a low pass, a high pass, or a bandpass filter dependent upon the designed mode of operation of the modem: originate only, answer only, or auto answer/originate.

The filter design example presented is a bandpass configuration which could be used in either the transmit or receive signal paths with only component value changes. The transmit filter must have a pass frequency of 2025 2225 Hz when the modem is used as an answer only modem (receiving ftequencies of $1070-1270 \mathrm{~Hz}$ ). The opposite configuration is true when the modem is in the originate only mode of operation (transmit frequencies of $1070-1270 \mathrm{~Hz}$ and eceive frequencies of $2025-2225 \mathrm{~Hz}$ ).

A design example is presented, with design tables and equations to solve for the modem system bandpass filter


FIGURE 8 - Typical MC6860 Modem System
component values. A 6-pole answer filter is developed in detail in this application note, whereas a 6 -pole originate filter has values tabulated only. Also tabulated are component values for 8 -pole, $50-\mathrm{dB}$ receive filters and 4 -pole, $25-\mathrm{dB}$ transmit filters.

A filter design may take one of many forms. The included design examples use a 0.5 dB ripple Chebyshev approximation. The filter element configuration used is a multiple feedback bandpass as shown in Figure 9. As indicated in Figure 10, the Chebyshev filter will provide a high degree of attenuation in the stop band, but with less phase linearity than a Butterworth or Bessel filter. Linear phase or group delay in the passband is an important design consideration for modem filter design. Error performance and demodulator phase/bias distortion of the modem system is affected by unequal delay of data frequencies within the filter passband. Therefore, it is important to provide filters that not only provide sharp stopband attenuation, but also provide some degree of phase linearity in


FIGURE 9 - Multiple Feedback Bandpass Filter Element


FIGURE 10 - Filter Approximation Characteristics
the passband. By designing the Chebyshev filter to have a wider bandwidth than required for FSK (frequency shift keyed) data recovery, the designer can maximize phase linearity within the required passband.

Determining the minimum filter bandwidth comes by investigating the received signal characteristics. Data communication theory states that data transmitted by FSK can be recovered by detecting the data carrier and the first sidebands. At a data rate of 300 bits per second and a data format of alternate mark and space, the first sidebands occur $\pm 150 \mathrm{~Hz}$ from the carrier which is located halfway between the mark and space frequencies. Therefore, the minimum bandwidth for the receive bandpass filter is 300 Hz . Typically, frequencies within this 300 Hz bandwidth should undergo no greater than 0.8 millisecond change in group delay. Group delay is defined by:

$$
\mathrm{t}_{\mathrm{d}}=\frac{\Delta \phi}{\Delta \mathrm{F}} \frac{1}{360^{\circ} / \text { cycle }}
$$

where $\quad \begin{aligned} \Delta \phi & =\text { change in phase in degrees } \\ \Delta \mathrm{F} & =\text { change in frequency in } \mathrm{Hz}\end{aligned}$
To maintain less than 0.8 millisecond group delay at a data rate of 300 bits per second requires an overall filter bandpass of 400 Hz . This results in the low frequency pair (answer) filter passband being between 970 Hz and 1370 Hz (6-pole, 0.5 dB ripple Chebyshev).

## Filter Design Steps

The modem bandpass filter examples will be designed using the following procedural steps:
(1) Determine the required prototype low pass filter shape factor from the passband width and stopband attenuation.
(2) Enter Table 1 with the shape factor, passband

TABLE 1 - Complexity Nomograph for Chebyshev Filters (Zverev)

ripple ( $\mathrm{A}_{\max }$ ), and stopband attenuation ( $\mathrm{A}_{\min }$ ), to determine the order of the prototype lowpass filter.
(3) From Table 2, determine the location of the prototype low pass filter poles opposite the determined filter order.
(4) From the low pass filter poles, determine their natural frequency $(\omega)$ and damping factor $(\xi)$.
(5) Transform the low pass filter section parameters to cascaded second order bandpass filter design section Q and center frequency values.
(6) Determine the active element operational amplifier gain by solving for center frequency loss and system filter passband gain (AVO).
(7) Use each section Q, frequency, and gain to solve for the bandpass filter passive component values.

## Step (1) - Filter Shape Factor

Figure 11 shows a design example for a typical 6-pole answer modem receive filter design. From this data, it is possible to calculate the filter shape factor $\left(\Omega_{\mathrm{S}}\right)$ for the prototype filter.

$$
\begin{align*}
& \Omega_{\mathrm{s}}=\frac{\mathrm{F}_{4}-\mathrm{F}_{3}}{\mathrm{~F}_{2}-\mathrm{F}_{1}}=\frac{2225-115}{1370-970}  \tag{1}\\
& \Omega_{\mathrm{s}}=\frac{2110}{400}=5.28
\end{align*}
$$

TABLE 2 - Pole l_ocations and Quadratic Factors ( $s^{2}+a_{1} s+a_{0}$ ) for Chebyshev 0.5 dB Ripple Filter

| Order | 0.5 dB Ripple |  |  |
| :---: | :---: | :---: | :---: |
|  | Poles | $a_{0}$ | $\mathrm{a}_{1}$ |
| 2 | $-0.71281 \pm j 1.00404$ | 1.51620 | 1.42562 |
| 3 | $\left\lvert\, \begin{aligned} & -0.31323 \pm j 1.02193 \\ & -0.62646 \end{aligned}\right.$ | 1.14245 | 0.62646 |
| 4 | -0.17535 $\pm$ j 1.01625 | 1.06352 | 0.35071 |
|  | $-0.42334 \pm j 0.42095$ | 0.35641 | 0.84668 |
| 5 | $-0.11196 \pm$ j 1.01156 | 1.03578 | 0.22393 |
|  | $\begin{aligned} & -0.29312 \pm 0.62518 \\ & -0.36232 \end{aligned}$ | 0.47677 | 0.58625 |
| 6 | $-0.07765 \pm$ j 1.00846 | 1.02302 | 0.15530 |
|  | $-0.21214 \pm$ j 0.73824 | 0.59001 | 0.42429 |
|  | $-0.28979 \pm$ j 0.27022 | 0.15700 | 0.57959 |
| 7 | $-0.05700 \pm$ j 1.00641 | 1.01611 | 0.11401 |
|  | $-0.15972 \pm ; 0.80708$ | 0.67688 | 0.31944 |
|  | $\left\lvert\, \begin{aligned} & -0.23080 \pm j 0.44789 \\ & -0.25617 \end{aligned}\right.$ | 0.25388 | 0.46160 |
| 8 | $-0.04362 \pm$ i 1.00500 | 1.01193 | 0.08724 |
|  | $-0.12422 \pm i 0.85200$ | 0.74133 | 0.24844 |
|  | $-0.18591 \pm i 0.56929$ | 0.35865 | 0.37182 |
|  | $-0.21929 \pm$ j 0.19991 | 0.08805 | 0.43859 |
| 9 | $-0.03445 \pm$ j 1.00400 | 1.00921 | 0.06891 |
|  | $-0.09920 \pm j 0.88291$ | 0.78936 | 0.19841 |
|  | $-0.15199 \pm j 0.65532$ | 0.45254 | 0.30397 |
|  | $\left\lvert\, \begin{aligned} & -0.18644 \pm j 0.34869 \\ & -0.19841 \end{aligned}\right.$ | 0.15634 | 0.37288 |
| 10 | $-0.02790 \pm$ j 1.00327 | 1.00734 | 0.05580 |
|  | $-0.08097 \pm$ i 0.90507 | 0.82570 | 0.16193 |
|  | $-0.12611 \pm \mathrm{j} 0.71826$ | 0.53181 | 0.25222 |
|  | $-0.15891 \pm j 0.46115$ | 0.23791 | 0.31781 |
|  | $-0.17615 \pm$ j 0.15890 | 0.05628 | 0.35230 |



FIGURE 11 - Answer Filter Design Goals
where:
$F_{1}=$ lower passband frequency in Hz
$\mathrm{F}_{2}=$ upper passband frequency in Hz
$\mathrm{F}_{3}=$ lower stopband frequency in Hz
$\mathrm{F}_{4}=$ upper stopband frequency in Hz

## NOTE:

$F_{1}$ and $F_{2}$ are ripple bandwidth frequencies, i.e., gain down 0.5 dB .

## Steps (2) and (3) - Filter Order and Pole Location

The second step of the filter design process was to determine the complexity of the filter. To determine this complexity, the following information is required:

1. The passband ripple, $\mathrm{A}_{\max }$.
2. The minimum stopband attenuation, $A_{\text {min }}$
3. The ratio of the ripple bandwidth and the first frequency of minimum attenuation, shape factor $\Omega_{\mathrm{s}}$.

With $\mathrm{A}_{\max }=0.5 \mathrm{~dB}, \mathrm{~A}_{\min }=-35 \mathrm{~dB}$, and $\Omega_{\mathrm{S}}=5.28$ enter the nomograph in Table 1 to determine the filter complexity or order.

The nomograph is used by locating the passband ripple $A_{\text {max }}$ and the minimum stopband attenuation $A_{\min }$ and drawing a line from $A_{m a x}$ through $A_{\min }$ to the left-hand side of the graph. From this point, a horizontal line is drawn to an intersection of the vertical line value of $\Omega_{\mathrm{s}}$. The minimum complexity or order, n , will be the n curve that passes through or above this intersection. In our example, the order $n$ equals 3 . This implies that the low pass prototype filter will have 3 poles and, consequently, the final bandpass filter will have 3 pole-pairs.

Table 2 gives the pole locations and quadratic factors for a third order 0.5 dB passband ripple Chebyshev low pass filter.

The values obtained from Table 2 are:

| $-0.31323 \pm \mathrm{j} 1.02193$ | Complex conjugate pole |
| :--- | :--- |
| $-0.62646+\mathrm{j} 0$ | Real pole |
| $\mathrm{a}_{0}=1.14245$ | Characteristic of non s term |
| $\mathrm{a}_{1}=0.62646$ | Characteristic of s term |
| where the s term equation $=\left(\mathrm{s}^{2}+\mathrm{a}_{1} \mathrm{~s}+\mathrm{a}_{0}\right)$ |  |

Step (4) - Lowpass Prototype Filter Natural Frequencies and Damping Factors
Using the following relationships, solve for the natural frequencies ( $\omega$ ) and damping factors $(\xi)$ :

$\omega_{1}^{2}=(1.02193)^{2}+(-0.31323)^{2}$
$\omega_{1}=1.069$
also, $\omega_{1} \xi_{1}=0.31323$
$\xi_{1}=\frac{0.31323}{1.069}$
$\xi_{1}=0.293$
$\omega_{2}{ }^{2}=(0)^{2}+(-0.62646)^{2}$
$\omega_{2}=0.62646$
also, $\omega_{2} \xi_{2}=0.62646$
$\xi_{2}=1$
Step (5) - Filter Section Q and Center Frequency
The complex conjugate pole of the low pass prototype is transformed into a pair of complex conjugate bandpass poles, whereas the real pole of the low pass prototype is transformed into a complex conjugate pair of bandpass poles.


The bandpass filter will take on a form of three 2-pole bandpass filter sections in cascade. When bandpass sections are cascaded, each section center frequency and $Q$ must be determined from the low pass damping factors $(\xi)$ and natural frequencies $(\omega)$.

Given:

$$
\begin{aligned}
& \omega_{1}=1.069, \xi_{1}=0.293 \\
& F_{1}=970 \mathrm{~Hz}, F_{2}=1370 \mathrm{~Hz}
\end{aligned}
$$

Then:

$$
\begin{aligned}
& \mathrm{F}_{0}=\sqrt{\mathrm{F}_{1} \mathrm{~F}_{2}}=1152.78 \mathrm{~Hz} \text { (geometric center) } \\
& \mathrm{Q}_{0}=\frac{\mathrm{F}_{0}}{\mathrm{~F}_{2}-\mathrm{F}_{1}}=\frac{1152.78 \mathrm{~Hz}}{400} \quad(\text { Filter } \mathrm{Q}) \\
& \mathrm{Q}_{0}=2.8819
\end{aligned}
$$

$\left[2\left(\frac{2 \xi_{1} \omega_{1}}{\mathrm{Q}_{0}}\right)^{2}\right]$
Yielding:

$$
\mathrm{Q}_{1}=9.345
$$

Section 2 is a reflected image about $F_{0}$ of section 1 for a 3 section cascaded filter (odd order). Recall that a third order low pass when transformed to a bandpass results in two pairs of complex poles (sections 1 and 2) from the low pass complex pole and one pair of complex poles (section 3) from the low pass real pole

$$
Q_{1}=Q_{2}=9.345
$$

For section 3:

$$
\begin{equation*}
\mathrm{Q}_{3}=\frac{\mathrm{Q}_{0}}{\xi_{2} \omega_{2}}=\frac{2.882}{(1)(0.627)}=4.596 \tag{7}
\end{equation*}
$$

Center Frequencies:

$$
\begin{equation*}
\mathrm{F}_{1}=\mathrm{MF}_{0} \tag{8}
\end{equation*}
$$

where:

$$
\begin{aligned}
& M=\frac{\xi_{1} \omega_{1} Q_{1}}{Q_{0}}+\sqrt{\left(\frac{\xi_{1} \omega_{1} Q_{1}}{Q_{0}}\right)^{2}-1} \\
& M=\frac{(0.293)(1.069)(9.345)}{2.882}+ \\
& \sqrt{\left[\frac{(0.293)(1.069)(9.345)}{2.882}\right]^{2}-1}
\end{aligned}
$$

$$
\mathrm{M}=1.1932
$$

$$
F_{1}=(1.1932)(1152.78)=1375.52 \mathrm{~Hz}
$$

$$
\begin{equation*}
\mathrm{F}_{3}=\mathrm{F}_{0}=1152.78 \mathrm{~Hz} \tag{11}
\end{equation*}
$$

Step (6) - Center Frequency Loss and Filter Passband Gain
The gain produced by the active elements in the bandpass filter should overcome loss due to the stagger tuned filter sections. Each section of a cascade bandpass filter, except the section centered about $\omega_{0}$, has a loss as represented by Equation 12. The overall filter center angular frequency $\omega_{0}$ (Equation 13), section $Q$, and section center angular frequency $\omega_{1}$ (Equation 14) are required to determine each section's center frequency loss. Once the individual losses are determined, they are summed to arrive at the total cascaded filter loss AVO ( $\mathrm{j} \omega_{0}$ )
This value is used in determining filter section gain such that the designed bandpass filter meets design gain goals. The receive filter block must amplify the minimum input line signal to a minimum required limiter input signal.

$$
\begin{align*}
\mathrm{AVO}_{\mathrm{n}}\left(\mathrm{j} \omega_{0}\right) \mathrm{dB} \operatorname{loss}= & 20 \log \frac{\frac{\omega_{n} \omega_{0}}{\mathrm{Q}_{\mathrm{n}}}}{\sqrt{\left(\omega_{n}^{2}-\omega_{0}^{2}\right)^{2}+\left(\frac{\omega_{n} \omega_{0}}{Q_{n}}\right)^{2}}}  \tag{12}\\
\omega_{0} & =2 \pi \sqrt{F_{1} F_{2}}  \tag{13}\\
\omega_{n} & =2 \pi \mathrm{~F}_{\mathrm{n}} \tag{14}
\end{align*}
$$

The following will illustrate the use of Equation 12 to solve for the center frequency loss of the modem answer filter example.


FIGURE 12 - System Level Constraints

## Section 1

$$
\begin{align*}
& \omega_{0}=2 \pi \sqrt{(970)(1370)}=7.2431 \times 10^{3} \mathrm{rad} / \mathrm{s}  \tag{15}\\
& \omega_{1}=2 \pi(1375.52)=8.6426 \times 10^{3} \mathrm{rad} / \mathrm{s}  \tag{16}\\
& \mathrm{Q}_{1}=9.345 \\
& \mid \text { AVOI }\left(\mathrm{j}_{0}\right) \mid \mathrm{dB} \text { loss }=20 \log \left[\frac{\frac{\left(8.6426 \times 10^{3}\right)\left(7.243 \times 10^{3}\right)}{9.345}}{\left.\sqrt{\left[\left(8.642 \times 10^{3}\right)^{2}-\left(7.243 \times 10^{3}\right)^{2}\right]^{2}+\left[\frac{\left(8.642 \times 10^{3}\right)\left(7.243 \times 10^{3}\right)}{92}\right.}\right]}\right] \tag{17}
\end{align*}
$$

$$
\begin{aligned}
& \cdot \mid \text { AVO1 }\left.\left(j \omega_{0}\right)\right|_{\mathrm{dB} \operatorname{loss}}=20 \log (0.2886) \\
& \mid \text { AVO1 }\left.\left(\mathrm{j} \omega_{0}\right)\right|_{\mathrm{dB} \text { loss }}=-10.794 \mathrm{~dB}
\end{aligned}
$$

## Section 2

```
\(\omega_{0}=7.243 \times 10^{3} \mathrm{rad} / \mathrm{s}\)
\(\omega_{2}=2 \pi(966.1)=6.07 \times 10^{3} \mathrm{rad} / \mathrm{s}\)
\(\mathrm{Q}_{2}=9.345\)
```

$\left|\mathrm{AVO} 2\left(\mathrm{j} \omega_{0}\right)\right|_{\mathrm{dB} \operatorname{loss}}=20 \log (0.2886)$
$\left|\mathrm{AVO} 2\left(\mathrm{j} \omega_{0}\right)\right| \mathrm{dB}$ loss $=-10.794 \mathrm{~dB}$

Section 3

```
\(\omega_{0}=7.243 \times 10^{3} \mathrm{rad} / \mathrm{s}\)
\(\omega_{3}=7.243 \times 10^{3} \mathrm{rad} / \mathrm{s}\)
\(\mathrm{Q}_{3}=4.596\)
\(\left|\mathrm{AVO} 3\left(\mathrm{j} \omega_{0}\right)\right|_{\mathrm{dB}} \operatorname{loss}=20 \log (1)\)
\(\left|\mathrm{AVO} 3\left(\mathrm{j} \omega_{0}\right)\right|_{\mathrm{dB} \text { loss }}=0 \mathrm{~dB}\), due to \(\omega_{\mathrm{n}}=\omega_{0}\)
```

The total filter center frequency loss is equal to the sum of all sectional losses.

$$
\begin{align*}
\left|\mathrm{AVO}\left(\mathrm{j} \omega_{0}\right)\right| \mathrm{dB} \text { loss }= & (-10.79 \mathrm{~dB})+ \\
& (-10.79 \mathrm{~dB})+(0 \mathrm{~dB}) \tag{18}
\end{align*}
$$

$\left|\operatorname{AVO}\left(j \omega_{0}\right)\right|_{\mathrm{dB} \text { loss }}=-21.58 \mathrm{~dB}$

Figure 12 illustrates the design goals that are used to determine the receive filter passband gain for the answer only modem system. The answer filter provides 35 dB of attenuation to 2225 Hz relative to the filter passband. This results in -34 dBm of unwanted signal level being present at the limiter input. To maintain a probability of error $\left(\mathrm{P}_{\mathrm{e}}\right) \leqslant 1 \times 10^{-5}$, a signal-to-noise ratio at the limiter input must be greater than +12.12 dB . The theoretical probability of error ( P e) curve for non-coherent FSK is determined by:

$$
\begin{equation*}
\left.\mathrm{P}_{\mathrm{e}}=1 / 2 \mathrm{e}-\left[\frac{\left(\frac{\mathrm{V}_{\mathrm{s}}}{\mathrm{~V}_{\mathrm{n}}}\right)^{2}\left(\frac{\mathrm{BW}}{\mathrm{n}}\right.}{} \frac{\mathrm{BW}}{\mathrm{~S}}\right) ~\right] \tag{19}
\end{equation*}
$$

where $\mathrm{V}_{\mathrm{S}}=$ signal level
$\mathrm{V}_{\mathrm{n}}=$ noise level
$B W_{n}=$ noise bandwidth $(400 \mathrm{~Hz})$
$\mathrm{BW}_{\mathrm{S}}=$ signal bandwidth $(300 \mathrm{~Hz})$
In calculating the voltage gain required by the receive active filter block, the following constraints should be considered:
(a) The signal to noise performance required by the modem system
(b) The receive limiter minimum input level while providing less than $\pm 4 \%$ deviation from a $50 \%$ output duty cycle.
(c) The worst case receive input line levels.


FIGURE 13a - Answer Filter Component Values
(d) At the maximum input line levels, the designed filter gain should not saturate any active stage of the filter.


FIGURE 13b - Answer Filter Gain and Group Delay

The use of the MLM311 as a receive signal limiter provides 40 dB of signal gain while maintaining a limited output level having less than $\pm 2 \%$ deviation from a $50 \%$ duty cycle with a -25 dBm applied input level ( $\mathrm{VRx}_{\mathrm{R}} \mathrm{F}$ ).

The telephone line receive level for the answer only example ranges between -12 dBm and -48 dBm . An active duplexer provides 6 dB of signal gain to these line levels resulting in filter input levels ( $\mathrm{V}_{\mathrm{Rx}} \mathrm{D}$ ) between -6 dBm and -42 dBm .

From the above information, the active filter must provide the following passband gain.

$$
\begin{align*}
& \mathrm{AVO}=\left|\mathrm{V}_{\mathrm{R} \times \mathrm{D} \min }\right|-\left|\mathrm{V}_{\mathrm{R} \times \mathrm{Fmax}}\right|  \tag{20}\\
& \mathrm{AVO}=42 \mathrm{~dB}-25 \mathrm{~dB}=17 \mathrm{~dB} \text { passband gain }
\end{align*}
$$

The amount of operational amplifier gain used in the filter design is based on both the passband gain requirements and the filter center frequency loss.

$$
\begin{align*}
\text { AVOtotal }= & \mid \text { AVO (passband) } \mid+ \\
& \mid \text { AVO (center frequency loss) } \mid \tag{21}
\end{align*}
$$

AVOtotal $=17 \mathrm{~dB}+21.58 \mathrm{~dB}=+38.58 \mathrm{~dB}$
This requires that each of the three filter sections provide a gain of:

$$
\begin{equation*}
\mathrm{AVO}=\frac{+38.58 \mathrm{~dB}}{3}=+12.86 \mathrm{~dB} \text { or } 4.41 \text { volts } / \text { volt. } \tag{22}
\end{equation*}
$$

## Step (7) - Filter Component Values

Now that each section gain, center frequency, and design Q is known, the actual filter component values can be calculated (reference Figure 9).

Section 1:

$$
\begin{aligned}
& \mathrm{F}_{1}=1375.52 \mathrm{~Hz} \\
& \omega_{1}=8.6426 \times 10^{3} \mathrm{rad} / \mathrm{s} \\
& \mathrm{Q} 1=9.345 \\
& \text { AVO1 }=4.4 \mathrm{I} \text { (gain of section) }
\end{aligned}
$$

$$
\mathrm{C}_{3}=\mathrm{C}_{4}=0.01 \mu \mathrm{~F} \text { (using equal value capacitors) }
$$

$$
\begin{aligned}
\mathrm{R}_{5}(\text { uncorrected }) & =\frac{2 \mathrm{Q}_{1}}{\omega_{1} \mathrm{C}}=\frac{2(9.35)}{2 \pi(1375.5)\left(1 \times 10^{-8}\right)} \\
& =216.4 \mathrm{k} \Omega
\end{aligned}
$$

$$
\mathrm{R}_{1}(\text { uncorrected })=\frac{\mathrm{R}_{5}}{2 \mathrm{AVO} 1}=\frac{216.4 \mathrm{k}}{2(4.41)}
$$

$$
\begin{equation*}
=24.5 \mathrm{k} \Omega \tag{24}
\end{equation*}
$$

$$
\begin{align*}
R_{2}(\text { uncorrected }) & =\frac{R_{1} R_{5}}{4 Q_{1}{ }^{2} R_{1}-R_{5}} \\
& =\frac{(24.5 \mathrm{k})(216.4 \mathrm{k})}{4(9.35)^{2}(24.5 \mathrm{k})-216.4 \mathrm{k}} \\
& =634.9 \Omega \tag{25}
\end{align*}
$$

These three resistor values, if used to initially implement the first bandpass section, would not produce exact design goals. Filter response will shift due to non-ideal operational amplifier parameters such as dc gain (AVOL), gain bandwidth product (GBW), and input impedance ( $\mathrm{z}_{\mathrm{in}}$ ).

To offset any shift in filter response, new values for selection Q , gain and frequency should be calculated taking into account the operational amplifier parameters. These corrected values will be used to obtain new values for $\mathrm{R}_{5}, \mathrm{R}_{1}$, and $\mathrm{R}_{2}$, resulting in a filter response very near design goals.

Corrected values for $\omega_{n}, \mathrm{Q}_{\mathrm{n}}$, and $\mathrm{AVO}_{\mathrm{n}}$ are calculated using the following MC1458 operational amplifier parameters.
$\mathrm{AVOL}=1 \times 10^{5}$ volts $/ \mathrm{volt}$
GBW $=1 \times 10^{5} \mathrm{~Hz}, 6.283 \times 10^{6} \mathrm{rad} / \mathrm{s}$
$\mathrm{z}_{\text {in }}=1 \times 10^{5}$ ohms

$$
\begin{align*}
\omega_{C_{1}} & =\frac{\omega_{1}}{1-\mathrm{Q}_{1}\left(\frac{\omega_{1}}{\mathrm{GBW}}\right)}  \tag{26}\\
\omega_{\mathrm{C}_{1}} & =8.755 \times 10^{3} \mathrm{rad} / \mathrm{s}, 1393.4 \mathrm{~Hz} \\
\mathrm{Q}_{1} & =\frac{\mathrm{Q}_{1}}{\left.1-\mathrm{Q}_{1}-\frac{2 \mathrm{Q}_{1}}{\mathrm{AVOL}}+\left(\frac{\mathrm{R}_{5}}{\mathrm{Z}_{\mathrm{in}}}-1\right) \frac{\omega_{1}}{\mathrm{GBW}}\right]} \tag{27}
\end{align*}
$$

Plugging in values we obtain:
$\mathrm{Q}_{\mathrm{C}_{1}}=9.27$
$\operatorname{AVOC}_{1}=\frac{A V O 1}{1-Q_{1}\left[\frac{2 Q_{1}}{A V O L}+\left(\frac{R_{5}}{z_{i n}}\right) \frac{\omega_{1}}{G B W}\right]}$
$\mathrm{AVOC}_{1}=4.43$

Using these corrected values of section center frequency, Q , and section gain, solve for the corrected values of $\mathrm{R}_{1}, \mathrm{R}_{2}$, and $\mathrm{R}_{5}$ :

$$
\begin{align*}
& \mathrm{R}_{5}=\frac{2 \mathrm{Q}_{1}}{\omega \mathrm{C}_{1} \mathrm{C}}  \tag{29}\\
& \mathrm{R}_{5}=\frac{2(9.27)}{\left(8.755 \times 10^{3}\right)\left(1 \times 10^{-8}\right)}=211.7 \mathrm{k} \Omega \\
& \mathrm{R}_{1}=\frac{\mathrm{R}_{5}}{2 \mathrm{AVOC}}  \tag{30}\\
& \mathrm{R}_{1}=\frac{2.117 \times 10^{5}}{2(4.43)}=23.89 \mathrm{k} \Omega \\
& \mathrm{R}_{2}=\frac{\mathrm{R}_{1} \mathrm{R}_{5}}{4 \mathrm{QC}_{1} \mathrm{R}_{1}-\mathrm{R}_{5}}  \tag{31}\\
& \mathrm{R}_{2}=\frac{\left(2.389 \times 10^{4}\right)\left(2.117 \times 10^{5}\right)}{4(9.27) 2\left(2.389 \times 10^{4}\right)-2.117 \times 10^{5}} \\
& \mathrm{R}_{2}=632.2 \Omega
\end{align*}
$$

Section 2:

$$
\begin{aligned}
& \mathrm{F}_{2}=966.1 \mathrm{~Hz} \\
& \omega_{2}=6.07 \times 10^{3} \mathrm{rad} / \mathrm{s} \\
& \mathrm{Q}_{2}=9.345 \\
& \mathrm{AVO}_{2}=4.43 \\
& \mathrm{C}_{3}=\mathrm{C}_{4}=1 \times 10^{-8} \mathrm{~F}
\end{aligned}
$$

Solving as in Section 1 using Equations 23 through 31, we obtain

```
\(\omega_{\mathrm{C} 2}=6.1255 \times 10^{3} \mathrm{rad} / \mathrm{s}, 974.9 \mathrm{~Hz}\)
\(Q_{C 2}=9.30\)
AVOC \(2=4.43\)
\(\mathrm{R}_{5}=303.75 \mathrm{k} \Omega\)
\(\mathrm{R}_{1}=34.28 \mathrm{k} \Omega\)
\(\mathrm{R}_{2}=900.5 \Omega\)
```

Section 3:

$$
\begin{aligned}
& \mathrm{F}_{3}=1152.73 \mathrm{~Hz} \\
& \omega_{3}=7.243 \times 10^{3} \mathrm{rad} / \mathrm{s} \\
& \mathrm{Q}_{3}=4.596 \\
& \mathrm{AVO}=4.41 \\
& \mathrm{C}_{3}=\mathrm{C}_{4}=1 \times 10^{-8} \mathrm{~F}
\end{aligned}
$$

Solving as in section 1 and 2, we obtain:
$\omega_{\mathrm{C} 3}=7.281 \times 10^{3} \mathrm{rad} / \mathrm{s}, 1158.87 \mathrm{~Hz}$
$Q_{C 3}=4.58$
AVOC3 $=4.41$
$\mathrm{R}_{5}=125.72 \mathrm{k} \Omega$
$\mathrm{R}_{1}=14.24 \mathrm{k} \Omega$
$\mathrm{R}_{2}=1676.9 \Omega$

The complete answer filter is shown in Figure 13a with the filter response and envelope delay curves shown in Figure 13 b . If the filter is not optimum after construction, it may be fine tuned by the following method.

In tuning filters, one of the most useful parameters is thesensitivity of the filter to element variations. Sensitivity is defined as a measure of the dependence of a network upon the change of some parameter of the network. The sensitivities of importance to the multiple-feedback bandpass filter must relate $R_{1}, R_{2}$, and $R_{5}$ to their effect upon $\omega_{0}$ and $Q$. These sensitivities are:

$$
\begin{align*}
& \int_{\omega_{0}}^{R_{5}}=-1 / 2 \text { (ratio, no units) }  \tag{32}\\
& \omega_{0}^{\omega_{0}}=\frac{-1}{2\left(\omega_{0}\right)^{2} R_{1} R_{5} C_{3} C_{4}}  \tag{33}\\
& R_{1}  \tag{34}\\
& \omega_{0}=\frac{-1}{2\left(\omega_{0}\right)^{2} R_{2} R_{5} C_{3} C_{4}}  \tag{35}\\
& R_{2}  \tag{36}\\
& Q_{R_{1}}=\frac{R_{1}}{2\left(R_{1}+R_{2}\right)}-1 / 2  \tag{37}\\
& R_{Q}^{Q}=\frac{R_{2}}{2\left(R_{1}+R_{2}\right)}-1 / 2 \\
& R_{2} \\
& Q_{2}=+1 / 2
\end{align*}
$$

In practice, $\mathrm{R}_{1} \gg \mathrm{R}_{2}$ such that

$$
\begin{aligned}
& \int_{\mathrm{R}_{1}}^{\mathrm{Q}}=0 \\
& \mathrm{R}_{2} \mathrm{Q}=-1 / 2 \\
& \mathrm{R}_{2}
\end{aligned}
$$

These sensitivities imply that to change section $\mathrm{Q}, \mathrm{R}_{2}$ should be adjusted. If $\mathrm{R}_{2}$ were increased, for example $20 \%$, section Q will decrease $10 \%$. Notice that the sensitivity of $Q$ to changes in $R_{2}$ and $R_{5}$ is equal and opposite in magnitude. This implies that if $\mathrm{R}_{2}$ and $\mathrm{R}_{5}$ are changed by the same percentage, but in opposite directions, section Q will not change. Also, as R5 is adjusted, it changes the section center frequency by a ratio of $-1 / 2$.

## Filter Tuning Procedure

Section Center Frequency
(a) Increase/decrease. $\mathrm{R}_{5}$ for a corresponding decrease/increase in section center frequency $\omega_{0}$.
(b) Increase/decrease $\mathrm{R}_{2}$ by the same percentage of increase/decrease applied to $\mathrm{R}_{5}$ in step (a) to maintain constant sectionQ.
Section Q:
(a) Increase/decrease $R_{2}$ for a corresponding decrease/increase in section Q .

## ORIGINATE FILTER DESIGN

Basically, the originate receiving filter design procedures are identical to the answer filter example. The one major difference is that the filter center frequency is shifted to accept $2025-2225 \mathrm{~Hz}$ signals. One might also note that the second harmonics of the local transmit signals in the originate mode ( $1070-1270 \mathrm{~Hz}$ ) fall within and just
values for the 6-pole originate receive filter are: Section 1:
$\mathrm{F}_{1}=2425.81 \mathrm{~Hz}$
$\mathrm{Q}_{1}=16.56$
$\mathrm{AVO}_{1}=4.48$
$\mathrm{C}_{3}=\mathrm{C}_{4}=1 \times 10^{-8} \mathrm{~F}$
$\mathrm{R}_{1}=24.26 \mathrm{k} \Omega$
$\mathrm{R}_{2}=199.76 \Omega$
$\mathrm{R}_{5}=217.258 \mathrm{k} \Omega$
Section 2:

$$
\begin{aligned}
& \mathrm{F}_{2}=1985.62 \mathrm{~Hz} \\
& \mathrm{Q}_{2}=16.67 \\
& \mathrm{AVO}=4.48 \\
& \mathrm{C} 3=\mathrm{C} 4=1 \times 10^{-8} \mathrm{~F} \\
& \mathrm{R}_{1}=29.85 \mathrm{k} \\
& \mathrm{R}_{2}=242.36 \Omega \\
& \mathrm{R}_{5}=267.23 \mathrm{k} \Omega
\end{aligned}
$$

Section 3:

$$
\begin{aligned}
& \mathrm{F}_{3}=2154.01 \mathrm{~Hz} \\
& \mathrm{Q}_{3}=8.32
\end{aligned}
$$

$$
\mathrm{AVO}=4.43
$$

$$
C_{3}=C_{4}=1 \times 10^{-8} \mathrm{~F}
$$

$$
\mathrm{R}_{1}=13.88 \mathrm{k} \Omega
$$

$$
\mathrm{R}_{2}=458.85 \Omega
$$

$$
\mathrm{R}_{5}=122.913 \mathrm{k} \Omega
$$

The complete 6 -pole receive originate filter is shown in Figure 14a, with the response and envelope delay curves shown in Figure 14b.

## 8-POLE , -50 dB RECEIVE AND 4-POLE, -25 dB

 TRANSMIT FILTER DESIGNA complete full duplex modem system will most likely require operation with input signals down to -50 dBm at the line input. This requires a receive filter network having at least 8 poles to provide the necessary attenuation to adjacent duplex channel interference and a local transmit filter having 4 poles to provide 25 dB local transmit signal harmonic rejection. The construction of an 8-pole or 4-pole filter takes on the same cascaded form as the illustrated


FIGURE 14 b - Origi nate Filter Gain and Group Delay
RECEIVE ORIGINATE

| Section | 1 | 2 | 3 | 4 |
| :--- | :---: | :---: | :---: | :---: |
| $R_{1}(\Omega)$ | 31.42 | k | 39.54 k | 14.71 k |
| $R_{2}(\Omega)$ | 146.8 k |  |  |  |
| $R_{5}(\Omega)$ | 288.64 k | 181.15 | 393.27 k | 132.15 k |

RECEIVE ANSWER

| Section | 1 | 2 | 3 | 4 |
| :---: | :---: | :---: | :---: | :---: |
| $R_{1}(\Omega)$ | 31.08 k | 46.34 k | 14.51 k | 17.1 k |
| $\mathrm{R}_{2}(\Omega)$ | 468.48 | 690.57 | 1397.94 | 1643.88 |
| $R_{5}(\Omega)$ | 283.33 k | 422.31 k | 131.38 k | 154.8 k |

## TRANSMIT ORIGINATE

| Section | 1 | 2 |
| :---: | :---: | :---: |
| $R_{1}(\Omega)$ | 15.73 k | 20.56 k |
| $\mathrm{F}_{2}(\Omega)$ | 1218.55 | 1586.55 |
| $\mathrm{R}_{5}(\Omega)$ | 130.47 k | 170.47 k |

TRANSMIT ANSWER

| Section | 1 | 2 |
| :---: | :---: | :---: |
| $\mathrm{R}_{1}(\Omega)$ | 16.17 k | 18.78 k |
| $\mathrm{R}_{2}(\Omega)$ | 366.95 | 423.79 |
| $\mathrm{R}_{5}(\Omega)$ | 133.25 k | 154.81 k |

Note: All Capacitors $=0.01 \mu \mathrm{~F}$
FIGURE $15-8$-Pole, -50 dB Receive and 4 -Pole, -25 dB Transmit Filter $V$ alues


FIGURE 14a - Originate Filter Component Values

## AUTOMATIC ANSWER/ORIGINATE MODEM SYSTEM

The filter design for a fully automatic answer/originate modem system must have switchable bandpass characteristics. By tabulating the previous component values for both the answer and originate filters, one can draw some conclusions on how to best switch the filter from one range to the other. The following example uses the previous derived values for the 6 -pole receive filter. Figure 16 indicates that switching in different values of $\mathrm{R}_{2}$ for all three sections and a different value for $\mathrm{R}_{5}$ in the second section would provide the required switchable answer/originate filter. By adjusting the non-switched resistors to the average value between the answer and originate filter values, the more accurate the first switchable filter prototype will be. A semiconductor switch is used to switch values of $R_{2}$, and operates in shunt to ground. The best choice for the shunt switch is to use a low on-resistance bipolar device such as the 2 N3904. For switching $R_{5}$ of section 2, a high off resistance device is required due to the high series resistance in the feedback path of the operational amplifier. An MFE2005 N-channel junction FET was selected to do this job. Figure 17a illustrates the fully automatic answer/ originate switchable filter system. Also shown are the transmit buffer, duplexer, threshold detector, limiter, and mode control level translator sections. The level translator, which provides the correct on/off voltage levels to the bipolar FET switches, receives its answer/originate command from the MC6860 modem mode control output pin.

The measured response and envelope delay for the switchable 6-pole receive filter design is shown in Figure 17b.

Figure 18 illustrates the complete modem system with the RS-232 interface to the CBS data coupler, and the direct interface to a CBT data coupler. Automatic disconnect option inputs are handled by PC board mounted switches. The complete automatic modem, less the power supply, may be easily constructed on a single $4 \times 5$ printed circuit board.

## CONCLUSION

A low-speed modem design has been presented using the MC6860 LSI MOS digital Modem integrated circuit. Included has been a system design example using filter design tables and equations to develop a complete modem system. Also included have been component values for filter designs which may be used to develop full duplex modem systems.

The availability of this LSI modem circuit along with the presented filter designs should provide a very useful building block for the OEM modem and terminal designers by providing him precise digital modulation, demodulation, and supervisory control. The modem designer will find that a design approach using the MC6860 modem will also provide an impressive system size reduction as well as a better price-performance choice for his present and future low speed modem designs.

| Resistor | Answer <br> $1070-1270 ~ H z$ | Originate <br> $2025-2225 \mathrm{~Hz}$ | Average <br> or | Answer <br> Switched | Originate <br> Switched |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $R_{11}$ | 23.89 k | 24.26 k | 24.08 k | 24.1 k | 24.1 k |
| $R_{21}$ | 632.2 | 199.76 | $\Delta 432.4$ | 632 | 200 |
| $R_{51}$ | 211.7 k | 217.26 k | 214.48 k | 214.5 k | 214.5 k |
| $R_{12}$ | 34.28 k | 29.85 k | 32.07 k | 32.1 k | 32.1 k |
| $R_{22}$ | 900.5 | 242.36 | $\Delta 658.2$ | 900 | 242 |
| $R_{52}$ | 303.75 k | 267.23 k | $\Delta 36.5 \mathrm{k}$ | 304 k | 267 k |
| $R_{13}$ | 14.24 k | 13.88 k | 14.06 k | 14.06 k | 14.06 k |
| $R_{23}$ | 1676.9 | 458.85 | 1218.05 | 1677 | 459 |
| $R_{53}$ | 125.72 k | 122.91 k | 124.32 k | 124.3 k | 124.3 k |

FIGURE 16 - Switchable Modem Filter Values


FIGURE 17a - Switchable Filter/Duplexer
FIGURE 17b - Switchable Filter Response


FIGURE 18 - Modem System

## DEVICE OPERATION AND SYSTEM IMPLEMENTATION OF THE ASYNCHRONOUS COMMUNICATIONS INTERFACE ADAPTER (MC6850)

Prepared by
Karl Fronheiser
Computer Applications Engineering

This application note provides ACIA operational information beyond that included in the data sheet, specifically, information on power-on eset/master reset operation and status register operation. System implementation examples and their associated software are also iliustrated and discussed. One of these examples is a data communication application using the MC6860 Modem.

## DEVICE OPERATION AND SYSTEM IMPLEMENTATION OF THE ASYNCHRONOUS COMMUNICATIONS INTERFACE ADAPTER (MC6850)

## INTRODUCTION

Microcomputer systems must be provided with an efficient means of communicating with peripheral equipment such as modems, teletypes, CRT terminals, and keyboard/printers. The microcomputer manipulates parallel data byte information at high speeds relative to the slow speed asynchronous data format required for communicating with peripherals. Therefore, an efficient interface adapter to convert the processor parallel data byte information into a serial asynchronous data format and vice-versa is a highly desirable system function. This relieves the microprocessor of this time-consuming task. A device providing the above data formatting/interface function is the MC6850 Asynchronous Communications Interface Adapter (ACIA). One side of the ACIA is directly compatible with Motorola's MC6800 (MPU) microprocessor bus while the other side is compatible with peripherals that use an asynchronous data format.

The asynchronous data format characteristics are used by the ACIA to establish bit and character synchronization in the absence of a clock that has been pre-synchronized to the data. An asynchronous data format consists of a serial bit stream with the data bits preceded by a start bit and followed by one or more stop bits. The ACIA converts a character which was serially received from peripheral equipment to a parallel byte with the start, stop, and parity bits deleted from the character. Also, the parallel bytes from the microprocessor are converted to a serial form with start, stop, and optional parity bits appended to the character. Performing these functions in hardware outside of the processor enables the microprocessor to more efficiently communicate with peripheral equipment by using a minimum of software overhead.

The ACIA consists of control, status, transmit data and receive data registers; data bus buffers; transmit and receive shift registers; and peripheral control as shown in the block diagram of Figure 1. Since basic operational information on the ACIA is contained in the ACIA data sheet, this application note will provide additional information to supplement the data sheet with a minimum of repetitive information. The first section of this note provides a description of the operation of the transmitter and receiver portions of the ACIA with reference to appropriate timing diagrams. The second section covers the aspects of the power-on and master reset functions for initialization of the ACIA. The third section covers a detailed description of the ACIA status register bits. The fourth section covers
a system implementation of the ACIA as a data communications link in a microcomputer based system. The last section provides examples of the software requirements for initializing the ACIA, and the transmit/receive subroutines for the transmission of data. Additional application information on Motorola's MPU family is available in the "M6800 Microprocessor Applications Manual."

## TRANSMITTER/RECEIVER OPERATION

This section covers the internal transmitter/receiver operation of the ACIA as well as the timing relationship between characters being transmitted or received and their associated status register bits. It should be noted that prior to the transmission and/or reception of data, the ACIA must be initialized as described in the "Poweron Reset/Master Reset" section.

Data is transferred to/from the four internal registers of the ACIA on the trailing transition (negative edge) of the signal on the enable input (E). For example, a write data command ( $\mathrm{RS}=1, \mathrm{R} / \mathrm{W}=0$ ) transfers data into the transmit data register on the trailing transition of the enable input signal. In a typical MPU based system, the enable input signal is generated from the ANDing of the Valid Memory Address (VMA) and $\phi 2$.

## Transmitter

In a typical transmitting sequence, a character is written into the Transmit Data Register (TDR) if a status read operation indicated the TDR was Empty (TDRE). The write data command (trailing edge of the enable pulse) causes the TDRE status bit to go "low" indicating a transmitter data register full condition. During an idling (absence of data transmission) condition, the transfer of data from the TDR to the transmit shift register will take place within one data bit time. This results in a delay (due to internal operation of the ACIA) in the transmission of the character from the Transmit Data Output with respect to the write data command of one to two data bit times as shown in Figure 2. The trailing edge of the internal transfer signal returns the TDRE status bit to a "high" level indicating a Transmitter Data Register empty condition. The transmitter shift register serializes the data and transmits the data bits, starting with data bit D0, preceded by a start bit and followed by one or two stop bits. Also, internal parity (odd or even) can be optionally added by the ACIA and will occur between the last data bit and the first stop bit.


FIGURE 1 - ACIA Block Diagram


FIGURE 2 - Transmitter Asynchronous Operation

The start, data, and stop bits are shifted out of the transmit shift register on the negative transition of the external transmit clock which is coincident with the negative transition of the internal clock. Selection of the external clock frequency is based on the data transmission rate and clock division ratio of the ACIA. For example, a data transmission rate of $300 \mathrm{bits} / \mathrm{s}$ requires an external clock frequency of 300 Hz in the $\div 1$ mode and 4800 Hz in the $\div 16$ mode ( 16 times the data rate). There is no requirement on the duty cycle of the transmitter clock except with respect to the minimum clock pulse width specification listed on the data sheet.

After the first character has been loaded into the TDR, the status register can be read again to check for a Transmit Data Register empty condition and the current peripheral status. If the transmit data register is empty, another character can be written into the TDR even though the first character is still being shifted out of the shift register, due to double buffering being used within the ACIA. Referring to Figure 2, the second character is transferred to the transmit shift register during the last stop bit time of the first character resulting in a contigious transmission of characters (isochronous transmission). If the second character is not written into the TDR prior to the last stop bit time of the character being transmitted, the transmitter will return to an idling condition at the end of that character time.

During the transmission operation, word length and stop bit select may be changed any time except during the internal transfer time without affecting the character being transmitted. The even/odd parity select will immediately affect the character presently being transmitted.

Also, changes in word length and parity select will effect the reception of data by the receiver.

Since the control register containing the above functions is common to both the transmitter and receiver sections, these functions for the transmitter must be changed when the receiver is not receiving data, i.e., idling. This control register consideration must also be adhered to for transmission between a local transmitter and a remote receiver.

## Receiver

In many asynchronous data communications systems, the data is transmitted in a random manner without any additional synchronization signal. Therefore, the start and stop elements of the asynchronous characters are used to establish both bit and character synchronization. The receiver generates an internal clock that is synchronized to the data from an external clock source (Rx Clock). As with the transmitter portion, the selection of the external clock frequency is based on the received data transmission rate and clock division ratio of the ACIA. For example, a data transmission rate of 300 bits/s requires an external clock frequency of 4800 Hz ( 16 times the data rate) in the $\div 16$ mode, and $19,200 \mathrm{~Hz}$ ( 64 times the data rate) in the $\div 64$ mode. (The $\div 1$ mode requires external synchronization and is explained separately in a following paragraph.)

Bit synchronization in the $\div 16$ and $\div 64$ modes is initiated by the leading mark-to-space transition of the start bit. The start bit on the receiver data input is sampled during the positive transitions of the external clock as shown in Figure 3. If the input remains at a "low" level for a total of 9 separate samplings in the $\div 16$ mode or


FIGURE 3 - Receiver Start Bit Detection ( $\div 16$ and $\div 64$ Modes)


FIGURE 4 - Clock Requirement for $\div 1$ Mode

33 samplings in the $\div 64$ mode, which is equivalent to more than $50 \%$ of a bit time, the bit is assumed to be a valid start bit. This start bit is shifted into the shift register on the negative edge of the internal clock. Once a valid start bit has been detected, bit and character synchronization are obtained and the remaining bits are shifted into the shift register at their approximate midpoints.

If the receiver input returns to a mark state during the start bit sampling period, this false start bit is ignored and the receiver resumes looking for the mark-to-space transition of a valid start bit; this technique is referred to as false start bit deletion. The ACIA monitors the start bit on an incremental sampling basis rather than on a continuous sampling basis. This technique is a desirable feature for operation within a noisy environment and stems from the fact that a noise pulse occurring anywhere in a continuous sampling technique would initialize the monitoring logic; whereas in an incremental sampling technique, the noise pulse must occur during the sample to initialize the monitoring logic. The receiver will repeat this process for synchronization of each character in the message.

Divide-by- 1 mode selection will not provide internal bit synchronization within the receiver. Therefore, the external receive clock must be synchronized to the data under the following considerations. The sampling of the start bit occurs on the positive edge of the external clock and the start bit is shifted into the shift register on the negative edge of the external clock, as shown in Figure 4. For higher reliability of sampling, the positive transition of the external clock (sampling point) should occur at the approximate midpoint of the bit interval. There is no requirement on the duty cycle of the external receive clock except that the clock must meet the minimum
pulse width requirement as noted on the ACIA data sheet.
After the start bit has been detected, the remaining portion of the character being received is checked for parity, framing, and o verrun errors. The complete reception of the character procluces a "high" on the Receiver Data Register Full (RDRF) status bit, indicating that the receiver data register is full (Figure 5). The received character is transferred to the Receive Data Register (RDR) with the start, stop, and parity bits stripped from the character. At the same time, any receive data errors (parity, overrun, framing) are available in the status register in accordance with the status register definitions. The RDR is oriented such that the first data bit received is available on the D0 output. The receiver is double buffered so that one character may be read from the data register as another character is being received in the shift register. During the reception of data characters, the absence of the first stop bit of the character will not result in the receiver losing character synchronization but will indicate a framing error. The above receive process is repeated for each character in the total message.

## POWER-ON RESET/MASTER RESET

The ACIA contains an internal power-on reset circuit to detect the power line turn-on transition and to hold the ACIA in a reset state until initialization is complete to prevent any erroneols output transitions from occurring. In addition to initializing the transmitter and receiver sections, the power-on reset circuit holds the CR5 and CR6 bits of the control register at a logic 0 and logic 1 , respectively. When CR5 $=0$ and CR6 $=1$ as defined by the ACIA data sheet, the Request-to-Send (RTS) output is held "high" and an interrupt from the transmitter is disabled. The power-on reset logic is sensitive to the shape


FIGURE 5 - Receiver Asynchronous Operation

| Status Register | POWER-ON RESET | MASTER RESET <br> (Release Power-On Reset) | MASTER RESET <br> (General) |
| :---: | :---: | :---: | :---: |
|  | b7 b6 b5 b4 b3 b2 b1 b0 | b7 b6 b5 b4 b3 b2 b1 b0 | b7 b6 b5 b4 b3 b2 b1 b0 |
|  | $0000 \times 00$ | $0 \times 00 \times 0$ | $0 \times 00 \times 0$ |
| IRO Output | 1 | 1 | 1 |
| $\overline{\text { RTS }}$ Output | 1 | P 1 | X |
| Transmit Break Capability | Inhibit | - Inhibit | Optional |
| $\begin{array}{ll}\text { Internal: } & \text { RIE } \\ & \text { TIE }\end{array}$ | 0 | $\times$ | $\times$ |
|  | 0 | 0 | X |

(X-Independent of Reset function)
of the VDD power supply turn-on transition. To insure correct operation of the reset function, the power turn-on transition must have a positive slope throughout its transition. The conditions of the status register and other outputs during a power-on reset or software master reset are shown in Table I.

The internal ACIA power-on reset logic must be released prior to the transmission of data by performing a software master reset function via the control register. Control Register bits CR0 and CR1 are used to program a master reset condition while the remaining control register bits provide other functions in accordance with the ACIA data sheet. The internal power-on reset logic will inhibit any change in bits CR5 and CR6 of the control register. Therefore, the control word that generates the master reset function clearing the internal power-on reset will not change the RTS output or the Internal Transmit Interrupt Enable (TIE), as reflected in Table I. Also, the state of the Receiver Interrupt Enable (RIE) bit of the control register has no external effect because the receiver is initialized by the master reset function.

After master reset of the ACIA, the programmable control register can be set for a number of options such as variable clock divider ratios, kariable word length, one or two stop bits, parity (even, odd, or none). Also, bits CR5 and CR6 of the control register are no longer inhibited and can now be programmed for several options as defined on the ACIA data sheet

During the initialization of the ACIA, the master reset function can be optionally used to establish a communications link without generating an interrupt from the transmitter or receiver sections. For example, the first control word, $\mathrm{XXXXXX} 11-\mathrm{LSB}(\mathrm{X}=$ don't care) resets the power-on reset logic. To maintain a reset condition, the second control word, X01 XXX11-LSB holds the transmitter and receiver in a reset state and produces a "low" on the RTS output. The RTS output may be used to enable a local modem. The local modem, upon detection of a remote modem's carrier, will generate a "low" on the Clear-to-Send (CTS) input of the ACIA. Since the $\overline{\mathrm{CTS}}$ bit of the status register reflects the present status of the CTS input, the establishment of the communications link can be verified by reading the status register of the ACIA. For a more detailed description of this system application, refer to the system implementation section.

## STATUS REGISTER

ACIA status information is available to the MPU through the bus interface by means of the ACIA Status Register. Status information comes from three sources: the receiving section, the transmitting section, and the peripheral status inputs.

## Receiver Status

Receive Data Register Full (RDRF), Bit 0 - A logic "high" level on the RDRF bit indicates that data has been transferred to the Receive Data Register and that the received data can be read from the ACIA. Reading the Receive Data Register causes the RDRF status bit to go "low", as shown in Figure 5. A "low" on the Data Carrier Detect ( $\overline{\mathrm{DCD}}$ ) input enables the RDRF status bit to be generated from a Receive Data Register full condition. A "high" on the $\overline{\mathrm{DCD}}$ input or a master reset condition will force the RDRF status bit to a "low" state until the $\overline{\mathrm{DCD}}$ input returns to a "low" state. This is independent of the state of the status register $\overline{\mathrm{DCD}}$ bit.

## Transmitter Status

Transmit Data Register Empty (TDRE), Bit 1 - The write data command (see Figure 2) causes the TDRE status bit to go "low", indicating a data register full condition. An internal transfer signal transfers the data from the Transmit Data Register to the Transmit Shift Register and causes the TDRE bit to go "high", indicating a Transmit Data Register Empty condition as shown in Figure 2. The TDRE bit contains the present status of the Transmit Data Register when the Clear-to-Send (CTS) input is in a "low" state.

## Peripheral Status

Data Carrier Detect ( $\overline{\mathrm{DCD}}$ ), Bit 2 - A "high" level on the $\overline{\mathrm{DCD}}$ input, indicating a loss of carrier causes: (1) the $\overline{\mathrm{DCD}}$ status bit to go "high"; (2) the RDRF bit to be inhibited ("low"); and (3) immediate initialization of the receiver. When the Receive Interrupt Enable (RIE) is set, a loss of carrier will cause: (1) an interrupt to occur (IRQ output goes "low"), and (2) the $\overline{I R Q}$ status register bit to go "high". The characteristics of the $\overline{\mathrm{DCD}}$ status bit and the associated $\overline{\text { IRQ }}$ status bit are as follows, with reference to the six segments in Figure 6, where each


FIGURE 6 - $\overline{\text { Data Carrier Detect }}$ Variations
segment represents a specific condition. (Note: The $\overline{\text { IRQ }}$ output is the inverse logic level of the IRQ status bit.) Segment (1) - A master reset of the ACIA resets the interrupt status bit (IRQ) generated by a loss of carrier. Segment (2) - If the $\overline{\mathrm{DCD}}$ input goes "high" during a master reset condition, the $\overline{\mathrm{DCD}}$ status bit will reflect the state of the $\overline{\mathrm{DCD}}$ input. Segment (3) - After an interrupt has occurred frơm a loss of carrier, the IRQ and $\overline{\mathrm{DCD}}$ status bits (provided the $\overline{\mathrm{DCD}}$ input has returned to a "low" level) are reset by first reading the Status Register and then reading the Data Register. Segment (4) - If the $\overline{\mathrm{DCD}}$ input remains "high" after a read status and a read data, the IRQ bit will be cleared but the DCD status bit remains "high" and will follow the state of the $\overline{\mathrm{DCD}}$ input. Segment (5) - If a read status occurs when the DCD input is "low" followed by a loss of carrier ( $\overline{\mathrm{DCD}}$ input goes "high") prior to the read data command, this read data command will not reset either the IRQ or $\overline{\mathrm{DCD}}$ status bits. The next read status followed by a read data will reset the $\overline{I R Q}$ status bit. Segment (6) - A transition of the DCD input during a read status or read data command is not
recognized until the railing edge of the read command. The DCD input to the ACIA must be tied "low" if it is not used.

Clear-to-Send ( $\overline{\mathrm{CTS}}$ ), Bit 3 - The CTS status bit continuously reflects the state of the CTS input. A "high" on the CTS input will inhibit the TDRE status bit and associated interrupt status bit (IRQ). The CTS input has no effect on a character being transmitted from the shift register or the character in the Transmit Data Register (the transmitter is not initialized). Also, the CTS bit is not affected by a master reset. The CTS input to the ACIA must be tied "low" if it is not used.

Framing Error (FE), Bit 4 - A framing error indicates the absence of the first stop bit of a character resulting from a loss of character synchronization, faulty transmission, or a "break" (all spaces) condition. If one of the above conditions is present, the internal receiver transfer signal will cause the FIE bit to go "high". The next internal transfer signal will cause the FE status bit to be updated for the error status of the next character, as shown in Figure 7. A "high" on the $\overline{\mathrm{DCD}}$ input or a master reset


FIGURE 7 - Parity and Framing Errors
will disable and reset the FE status bit.
Overrun Error (OVRN), Bit 5 - A "high" state on the OVRN status bit indicates that a number of characters were received but not read from the Receive Data Register, resulting in the loss of a character/or characters. The OVRN status bit is set when the last character prior to the overrun condition has been read. The read data command forces the RDRF and OVRN status bits to go "high" if an overrun condition exists. The next read data command causes the RDRF and OVRN status bits to return to a "low" level. During an overrun condition, the last character in the Receive Data Register that was not read subsequent to the overrun condition is retained since the internal transfer signal is disabled. Figure 8 illustrates the timing
read cycle because no automatic status reset will occur. The response of the system to a status word will depend upon the status bit read. Should a status change not be registered, it can be read during the next read status cycle.

## SYSTEM IMPLEMENTATION

In a microcomputer based system, an address map of the system identifies the block of memory allocated for the system program, stack storage location, interrupt locations, peripheral addresses, etc. The ACIA requires two addresses in the MPU system for addressing its four registers: control, status, transmit, and recieve. To select a register within the ACIA requires the appropriate logic levels on the chip select inputs (CS0, CS1, CS2), register


FIGURE 8 - Overrun Error
events during an overrun error condition. A "high" state on the $\overline{\mathrm{DCD}}$ input or a master reset disables and resets the OVRN status bit.

Parity Error (PE), Bit 6 - If the parity check function is enabled, the internal transfer signal causes the PE status bit to go "high" if a parity error condition exists. The parity error status bit is updated by the next internal transfer signal, as shown in Figure 7. A "high" state on the $\overline{\mathrm{DCD}}$ input or a master reset disables and resets the PE status bit.

Interrupt Request (IRQ), Bit $7-\mathrm{A}$ "high" level on the IRQ status bit may be generated from three sources: transmitter, receiver, and loss of carrier. (a) Transmitter if the transmitter interrupt enable (TIE) is active, the state of the TDRE status bit is reflected by the IRQ status bit (refer to TDRE, Bit 1); (b) Receiver - if the internal receiver interrupt enable (RIE) is active, the state of the RDRF status bit is reflected by the IRQ status bit (refer to RDRF, Bit 0); (c) Data Carrier Loss - a loss of carrier (logic "high" level) on the $\overline{\mathrm{DCD}}$ input generates an interrupt on the IRQ status bit if RIE is active (refer to $\overline{\mathrm{DCD}}$, Bit 2).

The above status information is accumulated in a random asynchronous manner. Because of the asynchronous nature for updating status, it is possible that the status word will change before, during, or after the reading of the status register. This presents no problem during a status
select input (RS), and read/write control input (R/W). The R/W output line provided by the MPU (MC6800) is used to control writing to and reading from peripheral interface devices or memory. In addition, the R/W control selects one of the read or write registers in the ACIA. A combination of the chip selects and register select inputs can be used to minimize the amount of address decoding logic required for each peripheral. For example, the four Boolean combinations of address lines A14 and A15 select blocks of memory locations as shown in Figure 9. Assigning these blocks specific functions such as RAM, ROM, and peripheral devices forms a memory map of the system. In this example, the peripheral devices are assigned to addresses between 8000 and BFFF (hexadecimal notation). Assigning address bit A15 to CS0 and address bit A14 to CS2 selects a peripheral device when A15 = "1" and A14 = " 0 ". Since the ACIA requires two addresses, the use of address bit A0 for the RS input assigns two consecutive addresses for selection of the.ACIA's four internal registers. Connecting the CS1 input to one of the other address lines allows the selection of 13 different peripherals without any additional decoding logic.

The peripheral side of the ACIA provides a means by which a microcomputer can efficiently control a peripheral device requiring an asynchronous serial data format. This format is generally used in (but not confined to) low and medium transmission rate systems -1800 bps and below.

| Peripheral | $8000-B F F F$ | 1 | 0 | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RAM | 4000-7FFF | 0 | 1 | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | K | $x$ | x | $\times$ | $\times$ | $\times$ |
| RAM | 0000-3FFF | 0 | 0 | $\times$ | x | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ |
| - $\overline{A C I} \bar{A} \# \overline{\# 1}$ | $\overline{8400}-\overline{84} \overline{01}$ | cso | $\overline{\mathrm{cs} 2}$ | 0 | 0 | 0 | - csi | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | RS |
| ACIA \#2 | 8020-8021 | cso | $\overline{\mathrm{Cs} 2}$ | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | C31 | 0 | 0 | 0 | 0 | RS |

$$
\begin{aligned}
X & =1 \text { or } 0 \\
\operatorname{CSO} & =1 \\
\overline{\mathrm{CS} 2} & =0 \\
\mathrm{CS} 1 & =1 \\
\mathrm{RS} & =1 \text { or } 0
\end{aligned}
$$

FIGURE 9 - Address Specification

A teletype is an example system which has a transmission rate of 110 bps or $10 \mathrm{char} / \mathrm{s}$. An interface device is required between a teletype and an ACIA to convert the TTL compatible levels of the ACIA to the 20 mA current loop of the teletype. A non-complemented data teletype interface requires an optical coupler ( 4 N 33 ) with the addition of logic inverters, as shown in Figure 10. Other teletype

The ACIA provides a means to control a modem for the transmission of data to and from a remote terminal, such as a teletype, over the telephone lines. The modem function can be implemented with a low speed modem, MC6860, as shown in Figure 12. The MC6860 modem uses a frequency shift keying (FSK) technique for the transmission of data up to a maximum data rate of 600 bps . A


FIGURE 10 - Teletype Interface
options such as RS-232 can be easily interfaced to the ACIA with RS-232 interface devices (MC1488, MC1489), as shown in Figure 11.


FIGURE 11 - RS-232 Interface
typical system consists of a local modem and a similar modem at the remote terminal. The local modem converts the digital data foom the ACIA to analog form for transmission over the telephone lines. Likewise, analog data received from the remote modem is converted back to digital form by the local modem for use by the microcomputer system via the ACIA. Refer to application notes, AN-731, AN-747 and the MC6860 data sheet for a detailed description of the modem and its operation.

Since the MC6860 does not provide automatic dialing, the telephone channel must be established by manual means or through the use of external automatic dialing equipment. The procedure for accomplishing the handshaking


FIGURE 12 - ACIA to Modem Interface
between the local modem and remote modem after the telephone channel has been established is as follows. Under program control, the local modem is enabled via the Request-to-Send (RTS) output of the ACIA which is connected to the Data Terminal Ready (DTR) input of the modem. Since the remote modem has answered the phone due to a ring detection, it has transmitted back a handshaking carrier frequency to the local modem. Upon the detection of the remote modem carrier frequency, the local modem enables its Clear-to-Send (CTS) output. The CTS output of the modem is tied directly to the CTS input of the ACIA and the state of this input is available as a status bit. Therefore, under program control, the completion of the handshaking between the local and remote modem can be verified by reading the status register. After modem handshaking is completed, data can be transmitted and received over the telephone lines under program control of the microcomputer system. Since a low speed modem such as the MC6860 provides only a CTS output, the CTS and DCD inputs of the ACIA in this example were tied together such that a communications link disconnect could be detectable in either the transmitting or receiving subroutines. The software section of this note provides additional information on the handling of the $\overline{\mathrm{CTS}}$ and $\overline{\mathrm{DCD}}$ status bits.
Medium speed modem systems may independently utilize both the CTS and $\overline{\mathrm{DCD}}$ inputs. In a four wire system, the CTS input indicates the status of a transmit-only pair of wires and the DCD input indicates the status of a receive-
only pair of wires. Also, in a four wire system, the loss of channel establishment on one pair of wires does not prevent the unidirectional transmission of data on the other pair of wires.

In either a low speed or a medium speed modem system, the RTS output of the ACIA should not be taken "high"" until the last character is completely received by the remote system. However, the ACIA does not provide a word complete output indicating that the last character loaded has been completely transmitted out so that the modem may be disabled. The word complete function can be generated by loading a "dummy" character into the ACIA and then reading the status register for a transmit data register empty condition indicating that the "dummy" character has been transferred to the shift register. This provides an indication that half the stop bit of the last data character has been completely transmitted. Taking the RTS "high" does provide a means for disabling the local modem, but care should be taken to ensure that the last character has been read by the remote system prior to disabling the modems.

As the microcomputer system is expanded with more peripheral devices requiring more processing time, it becomes increasingly difficult to service each peripheral in the time available. One method to increase the efficiency of the system is to use an interrupt driven system. In an interrupt driven system, each interface adapter of the MPU family has an interrupt output (IRQ) that is wire-ORed to the other interface adapters to generate a common interrupt to the MPU. An interrupt from any of the interface adapters causes the MPU to jump to an interrupt address after it has finished processing its present instruction. The contents of the interrupt address contains the address of the subroutine to service the interrupt. The MPU then executes the interrupt routine, which samples the status register of each interface adapter. The ACIA provides an $\overline{\mathrm{IRQ}}$ status bit that is located in the D7 position of the
status register (sign position for numbers) such that only one MPU instruction, BMI (Branch if minus), is required to determine if the transmitter or receiver portion of that particular ACIA was generating the interrupt. Once it is determined that an ACIA is generating the interrupt, the TDRE and RDRF status bits can be checked within their individual subroutines to determine the specific reason for interrupt. The control register can be programmed to inhibit an interrupt from either the transmitter or receiver portions depending on the intended use of the ACIA.

An MC14411 CMOS Bit Rate Generator (BRG), which has 16 standard communication clock rates available, provides a clock source for the ACIA. The receiver and transmitter sections of the ACIA have separate clock inputs to provide independent transmission rates, if desired.

## SOFTWARE

Since the internal registers of the ACIA and other MPU interface adapters look like memory locations to the MPU, there is no need for special instructions in the MPU instruction set when using interface adapters. The MPU instructions most commonly used for writing information into the ACIA and reading information out of the ACIA are the store (STA) and load (LDA) instructions, respectively. A store instruction causes the read/write (R/W) output of the MPU to go "low" while a load instruction causes the R/W output to go "high". Assigning consecutive addresses with address bus bit A0 tied to the ACIA Register Select input (RS) along with the R/W input allows access of one of the four ACIA internal registers in accordance with Table II. For example, an STA instruction

| ADDRESS* LOCATION (Hexadecimal Notation) | $\begin{gathered} \text { STA } \\ \text { INSTRUCTION } \\ (\text { R/W } / W 0) \end{gathered}$ | LDA INSTRUCTION ( $\mathrm{R} / \mathrm{W}=1$ ) |
| :---: | :---: | :---: |
| $\begin{gathered} 8400 \\ R S=A O=0 \end{gathered}$ | Control Register | Status Register |
| $\begin{gathered} 8401 \\ R S=A O=1 \end{gathered}$ | Transmit Register | Receive Register |

## TABLE 2 - ACIA Register Selection

to address 8400 (hexadecimal notation) performs a write to the ACIA control register whereas an LDA instruction to the same address performs a read of the ACIA status register.

## Software Initialization Routine

The ACIA must be initialized prior to transmitting and receiving data. During a power-on transition, an internal power-on chip reset (latch) holds the IRQ output "high" to prevent the ACIA from interrupting the MPU or transmitting erroneous information(Ref. Table I). The power-on reset function is released by master resetting the ACIA. A master reset is accomplished by storing a word with bits B0 and B1 equal to "one" into the Control Register. After master resetting, the control register is programmed to set the counter divide ratio, word length, parity, inter-
rupt control, etc., which completes the initialization of the ACIA.

## Transmit and Receive Software Routines

After completion of initialization, the ACIA can then be used for transmit ing and receiving data. Due to the length of data messages, the transmission of data is normally handled in subroutines to reduce the duplication of instructions. Typical examples for transmit and receive subroutines, flow diagrams, and source statements are shown in Figures 13 and 14, respectively

Referring to the transmit subroutine, the contents of the ACIA status register are loaded into the accumulator of the MPU. Under program control, a character is stored into the ACIA for transmission if the transmitter data register is empty. Control is then returned from the subroutine back to the main program by an RTS instruction. If the transmitter data register is not empty (TDRE $=0$ ) indicating the transmit data register is full or that the CTS input is "high", inhibiting the TDRE status, the CTS status information which was previously loaded into the accumulator should be checked for its condition. This step is not required when the CTS input is permanently held "low". In a system using a modem, a "high" on the $\overline{\text { CTS }}$ input indicates that the modem data carrier is not present or was lost, requiring the re-establishment of the communications channel. A "low" on the CTS status register bit indicates the TDR is full and allows the status register to be re-read in a loop manner until the TDR becomes empty. When a TDR empty indication occurs, the character stored in the TDR and control is returned to the main program.
Referring to the receive subroutine, there is a similarity of its flow diagram to the transmit routine. The first step in the receive routine is to load the contents of the status register into the accumulator of the MPU. If the receive data register is not full ( $\mathrm{RDRF}=0$ ), it indicates that the register is empty or that the receiver is inhibited by the $\overline{D C D}$ input being "high". Therefore, the $\overline{\mathrm{DCD}}$ status bit which was previously loaded into the accumulator should be checked under program control for its condition (this step is not required when the $\overline{\mathrm{DCD}}$ input is permanently held "low"). In a medium speed modem system, a "high" on the $\overline{\mathrm{DCD}}$ input during character reception indicates that the receive carrie was lost and the communications channel would have to be re-established. The $\overline{\mathrm{DCD}}$ status bit is reset back to a "low" state when: (1) the DCD input has returned "low"; (2) by a master reset; or (3) by reading the Receive Data Register after having read the status register. If the $\overline{\mathrm{DCD}}$ status bit is "low", the status is re-read in a loop manner until the receive data register is full. When a logic " 1 " is read from the RDRF status bit position (B0), indicating that a character was received, the status regarding the framing, overrun, and parity errors of the received character is available. A received character status error could provide for re-transmission of the message, or implement error correction techniques. If there are no errors in the character received, the Receive Data Register is read and control is returned from the


FIGURE 13 - Flow Diagram and Source Statements for Transmit Subroutine
subroutine to the main program via an RTS instruction.
In an interrupt driven system, the ACIA can be programmed to generate an interrupt from the transmitter or receiver sections independently. For example, an interrupt from only the transmitter section can be achieved by enabling the transmitter interrupt enable (CR5 $=1$, CR6 $=0$ ), and disabling the receiver interrupt enable $(C R 7=0)$. This results in an interrupt being generated when the Transmit Data Register is empty (TDRE =1). Therefore, the condition of the Transmit Data Register Empty bit is known and there is no need to examine the condition of this bit as shown in the transmit data subroutine in Figure 13.

As demonstrated in the program examples, only the STA and LDA instructions are required to access one of the four internal registers within the ACIA. However, there are other instructions such as the CMP (compare) instruction that can be used with the ACIA. Since the registers in the ACIA are either write-only or read-only registers, the MPU instructions that perform an automatic rewrite should not be used with the ACIA; this would result in the selection of two registers from one instruction. The MPU instructions that should not be used during ACIA operation are: ASL, ASR, COM, DEC, INC, LSR, NEG, ORA, ROR, and ROL.


## CONCLUSION

The ACIA provides a cost effective approach for adding asynchronous data communications links to computer, minicomputer, and microcomputer systems. The memorylike registers of the ACIA enable a processor to transmit and receive data via the ACIA without the need of special I/O instructions. The ACIA also provides modem I/O control for the transmission of data to remote sites over the telephone network. Included has been a detailed discussion on the ACIA status register along with software program examples, such that the ACIA user can effectively and efficiently apply this part in his data communications system.

## AN-757

## ANALOG-TO-DIGITAL CONVERSION TECHNIOUES WITH THE M6800 MICROPROCESSOR SYSTEM

Prepared by:<br>Don Aldridge<br>Applications Engineering

This application note describes several analog-to-digital conversion syste ns implemented with the M6800 micro rocessor and external linear and digital IC's. Systems consisting of an 8- and 10 -bit successive approximation approach, as well as dual ramp techniques of $31 / 2$ - and $41 / 2$-digit $B C D$ and 12 -bit binary, are shown with flow diagrams, source programs and hardware schematics. System tradeoffs of the various schenes and programs for binary-to-BCD and BCD-to7 segment code are discussed.

## Analog-To-Digital Conversion Techniques with the M6800 Microprocessor System

## INTRODUCTION

The MPU (microprocessing unit) is rapidly replacing both digital and analog circuitry in the industrial control environment. It provides a convenient and efficient method of handling data; controlling valves, motors and relays; and in general, supervising a complete processing machine. However, much of the information required by the MPU for the various computations necessary in the processing system may be available as analog input signals instead of digitally formatted data. These analog signals may be from a pressure transducer, thermistor or other type of sensor. Therefore, for analog data an A/D (analog-to-digital) converter must be added to the MPU system.

Although there are various methods of A/D conversion, each system can usually be divided into two sections - an analog subsystem containing the various analog functions for the $A / D$ and a digital subsystem containing the digital functions. To add an A/D to the MPU, both of the sections may be added externally to the microprocessor in the form of a PC card, hybrid module or monolithic chip. However, only the analog subsystem of the A/D need be added to the microprocessor, since by adding a few instructions to the software, the MPU can perform the function of the digital section of the A/D converter in addition to its other tasks. Therefore, a system design that already contains an MPU and requires analog information needs only one or two additional inexpensive analog components to provide the $\mathrm{A} / \mathrm{D}$. The microprocessor software can control the analog section of the $A / D$, determine the digital value of the analog input from the analog section, and perform various calculations with the resulting data. In addition, the MPU can control several analog $\mathrm{A} / \mathrm{D}$ sections in a timeshare mode, thus multiplexing the analog information at a digital level.

Using the MPU to perform the tasks of the digital section provides a lower cost approach to the A/D function than adding a complete A/D external to the MPU. The information presented in this note describes this technique as applied to both successive approximation (SA) A/D and dual ramp A/D. With the addition of a DAC (digital-to-analog converter), a couple of operational amplifiers, and the appropriate MPU software, an 8 - or 10 -bit successive approximation $\mathrm{A} / \mathrm{D}$ is available. Expansion to greater accuracies is possible by modifying the
software and adding the appropriate $\mathrm{D} / \mathrm{A}$ converter. The technique of successive approximation A/D provides medium speed with accuracies compatible with many systems. The second technique adds an MC1405 dual ramp analog subsystem to the MPU system and, if desired, a digital display to produce a $12-15$ bit binary or a $31 / 2$ - or $4 \not / 2$-digit $\mathrm{BCD} \mathrm{A} / \mathrm{D}$ conversion with 7 -segment display readout. This $A / D$ technique has a relatively slow conversion rate but produces a converter of very high accuracy. In addition to the longer conversion time, the MPU must be totally devoted to the A/D function during the conversion period. However, if maximum speed is not required this technique of $\mathrm{A} / \mathrm{D}$ allows an inexpensive and practical method of handling analog information.

Figure 1 shows the relative merits of each $A / D$ conversion technique. Listed in this table are conversion time, accuracy and whether interrupts to the MPU are allowed during the conversion cycle.

This note describes each method listed in Figure 1 and provides the MPU software and external system hardware schematics along with an explanation of the basic A/D technique and system peculiarities. In addition, the MPU interface connections for the external A/D hardware schemes are shown. These schemes are a complete 8 -bit successive approximation and a $31 / 2$-digit dual ramp A/D system, both of which externally perform the conversion and transfer the digital data into the MPU system through a PIA.

For additional information on the MC6800 MPU system or A/D systems, the appropriate data sheets or other available literature should be consulted.

## MPU

The Motorola microprocessor system devices used are the MC6800 MPU, MCM6810 RAM, MCM6830 ROM and MC6820 PIA (peripheral interface adapter). The following is a brief description of the basic MPU system as it pertains to the A/D systems presented later in this application note.

The Motorola MPU system uses a 16 -bit address bus and an 8 -bit data bus. The 16 -bit address bus provides 65,536 possible memory locations which may be either storage devices (RAM, ROM, etc.) or interface devices (PIA, etc.). The basic MPU contains two 8 -bit accumulators, one 16 -bit index register, a 16 -bit program counter, a 16 -bit stack pointer, and an 8 -bit condition code register. The condition code register indicates carry, half carry, interrupt, zero, minus, and 2 's complement overflow. Figure 2 shows a functional block of the MC6800 MPU.

The MPU uses 72 instructions with six addressing modes which provide 197 different operations in the MPU. A summary of each instruction and function with the appropriate addressing mode is shown in Appendix A of this note.

| Characteristic | Successive Approximation |  |  | Dual Ramp |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 8-Bit <br> Software | 10-Bit <br> Software | 8-Bit <br> Hardware | 12-Bit <br> Software | 31/2-Digit <br> Software | 41/2-Digit <br> Software | 31⁄2-Digit Hardware |
| External Hardware | 8-Bit DAC Op Amp Comparator | $\begin{aligned} & \text { 10-Bit DAC } \\ & \text { Op Amp } \\ & \text { Comparator } \end{aligned}$ | 8-Bit DAC SAR* Op Amp Comparator | MC1405 | MC1405 | MC1405 | MC1405 MC14435 MC14558 (for 7-segment display) |
| Conversion Rate | $700 \mu \mathrm{~s}$ <br> Constant | $1.25 \mathrm{~ms}$ <br> Constant | $60 \mu \mathrm{~s}$ for MPU, plus A/D Conversion Time | $\begin{aligned} & 165 \mathrm{~ms} \\ & \text { (max) } \\ & \text { Variable } \end{aligned}$ | $\begin{aligned} & 60 \mathrm{~ms} \\ & \text { (max) } \\ & \text { Variable } \end{aligned}$ | $\begin{aligned} & 600 \mathrm{~ms} \\ & (\mathrm{max}) \\ & \text { Variable } \end{aligned}$ | $183 \mu \mathrm{~s}$ $(\mathrm{min})$ for MPU, plus A/D <br> Conversion Time |
| Interrupt Capability | Allowed | Allowed | Allowed | Not <br> Allowed | Not <br> Allowed | Not <br> Allowed | Allowed |
| Number of Memory Locations Required (Including PIA Configuration) | 106 | 145 | 42 | 84 | 296 | 328 | 58 |
| Serial Output Available | Yes | Yes | Yes | No | No | No | No |
| *Successive Approximation Register |  |  |  |  |  |  |  |
| FIGURE 1 - Relative Merits of A/D Conversion Techniques |  |  |  |  |  |  |  |

The RAMs used in the system are static and contain 1288 -bit words for scratch pad memory while the ROM is mask programmable and contains 10248 -bit words. The ROM and RAM, along with the remainder of the MPU system components, operate from a single +5 volt power supply; the address bus, data bus and PIAs are TTL compatible.

The MPU system requires a $2 \phi$ non-overlapping clock with a lower frequency limit of 100 kHz and an upper limit of 1 MHz .


The PIA is the interface device used between the address and data buses and the analog sections of the A/D. Each PIA contains two essentially identical 8-bit interface ports. These ports (A side, B side) each contain three internal registers that include the data register which is the interface from the data bus to the $A / D$, the data direction register which programs each of the eight lines of the data register as either an input or an output, and the control register which, in addition to other functions, switches the data bus between the data register and the data direction register. Each port to the PIA contains two addition pins, CA1 and CA2, for interrupt capability and extra I/O lines. The functions of these lines are programmable with the remaining bits in the control register. Figure 3 shows a functional block of the MC6820 PIA.

Each PIA requires four address locations in memory. Two addresses access either of the two ( A or B sides) data/data direction egisters while the remaining two addresses access either of the two control registers. These addresses are decoded by the chip select and register select lines of the PIA which are connected to the MPU address bus. Selection between the data register and data direction register is made by programming a " 1 " or " 0 " in the third least significant bit of each control register . A logic " 0 " accesses the data direction register while a logic " 1 " accesses the data register.

By programming " 0 "s in the data direction register each corresponding line performs as an input, while " 1 "s in the data direction register make corresponding lines act as outputs. The eight lines may be intermixed between inputs and outputs by programming different combinations of " 1 "s and " 0 "s into the data direction register. At the beginning of the program the $\mathrm{I} / \mathrm{O}$ configuration is programmed into the data direction register, after which the control register is programmed to select the data register for I/O operation.


The printouts shown for each A/D program are the source instructions for the cross assembler from the Motorola timeshare. Since the MPU contains a 16 -bit address bus and an 8 -bit data bus, the hexadecimal number system provides a convenient representation of these numbers. Although the assembler output is in hexadecimal , the source input may be either binary, octal, decimal or hexadecimal. A dollar sign (\$) preceding a number in the source instructions indicates hexadecimal, a percent sign (\%) indicates binary and an at sign (@) indicates octal. No prefix indicates the decimal number system.

Only the beginning addresses of the program and labels are shown in the source programs. These beginning addresses may be changed prior to assembling the total system program or the programs may be relocated after assembly with little or no modification.

## SUCCESSIVE APPROXIMATION TECHNIQUES

## General

One of the more popular methods of A/D conversion is that of successive approximation. This technique uses a DAC (digital-to-analog converter) in a feedback loop to generate a known analog signal to which the unknown analog input is compared. In addition to medium speed conversion rates, it has the advantages of providing not only a parallel digital output after the conversion is completed but also the serial output during the conversion.

Figure 4 shows the block diagram and waveform of the SA-A/D. The DAC inputs are controlled by the successive approximation register (SAR) which is, as presented here, the microprocessor. The DAC output is compared to the analog input $\left(\mathrm{V}_{\mathrm{in}}\right)$ by the analog comparator and its output controls the SAR. At the start of a conversion
the MSB of the DAC is turned on by the SAR, producing an output from the DAC equal to half of the full scale value. This output is compared to the analog input and if the DAC output is greater than the input unknown, the SAR turns the MSB off. However, if the DAC output is less than the input unknown, the MSB remains on. Following the trial of the MSB the next most significant bit is turned on and again the comparison is made between the DAC output and the input unknown. The same criteria exists as before and this bit is either left on or turned off. This procedure of testing each bit continues for the total number of DAC inputs (bits) in the system.

After the comparison of each bit the digital output is available immediately thus providing both the serial output as well as the parallel output at the end of the conversion. The serial output provides the MSB first, followed by the remaining bits in order. The total conversion time for the SA-A/D is the time required to turn on a bit, compare the DAC output with the input unknown and, if required, turn the bit off, multiplied by the total number of bits in the A/D system. The conversion time is hence constant and unaffected by the analog input value.

One SA-A/D shown in this note uses an 8-bit DAC (MC1408) to produce an 8-bit A/D; a second version uses a 10-bit DAC (MC3410)* to produce a 10 -bit A/D. Both of these are used in conjunction with the MPU as an SAR. In addition, the MC1408 is shown with the MC14549 CMOS SAR as a convert-on-command system under control of the MPU. All of these A/Ds produce a binary output. However, by adding the appropriate software a BCD output or 7 -segment-display outputs are available. Also by using a BCD-weighted DAC, the BCD output can be produced directly.


FIGURE 4-4-Bit Successive Approximation Converter

## 8-Bit SA Program

The flow chart for the 8 -bit MPU A/D system is shown in Figure 5; Figures 6 and 7 show the software and the hardware external to the microprocessor. The DAC used is the MC1408L-8 which has active high inputs and a current sink output. An uncompensated MLM301A operational amplifier is used as a comparator while an externally compensated MLM301A or internally compensated MC1741 operational amplifier is used as a buffer amplifier for the input voltage. The output voltage compliance of the DAC is $\pm 0.5$ volt; if the current required by the $\mathrm{D} / \mathrm{A}$ does not match that produced from the output of the buffer amplifier through R1 and R2, then the DAC output will saturate at 0.5 volt above or below ground, thus toggling the comparator. The system is calibrated by adjusting R1 for 1 volt full scale, and zero calibration is set by adjusting R3.


The first MPU instruction for the 8 -bit A/D is in line 45 of Figure 6. After assembly, this instruction will be placed in memory location $\$ 0 \mathrm{~A} 00$ as defined in the assembler directive of line 42 . The assembled code for this program is relocatable in memory as long as the PIA addresse's and storage addresses are unchanged. The program as shown requires 106 memory bytes. Source program lines 45 through 53 configure the PIAs for the proper input/output configuration. PIA1BD is used for various control funcions between the MPU system and the external hardware. The exact configuration of this PIA is shown in lines 28 through 33 of Figure 6. PIA1AD provides the 8 -bit out jut needed for the DAC. Lines 51 through 53 set bit $30^{\circ}$ the PIA control register to access the data register for the actual $\mathrm{A} / \mathrm{D}$ program.

Lines 55 and 56 set the conversion finished flag, which consists of a LED on the hardware schematic, after which the program enters a loop in lines $63-65$ which causes the MPU to wait until the cycle input line goes high. (This feature could be eliminated if the program was a subroutine of a larger control program.) In this case, when a conversion was to be made the control program would go to the A/D subroutine and return with the digital results. Lines 68 and 69 clear the PIA-A which is connected to the DAC inputs and an internal memory location. This memory location is used as a pointer to keep track of which bit of the DAC is currently being tested. Next the conversion finished line is reset indicating a conversion is in process and the carry bit of the condition code register is set. The memory location POINTR is then rotated right in line 79 , moving the carry bit of the condition code register into the MSB of that memory location. Line 80 is a conditional branch that determines if all 8 bits of the DAC have been tested. After nine rotations of POINTR the carry bit will again be set indicating all 8 bits have been compared.

Program lines 81 through 83 load the previous DAC value into an accumulator and the next DAC bit is turned on for the comparator test. An $8 \mu$ s delay produced by
the NOP instruction of lines 87 through 90 allows the DAC and comparator to settle to a final value before the comparator test of lines 91 and 92 . At this point if the comparator was high the Yes loop is executed, which generates a simulated clock pulse and a serial output " 1 ". If the comparator was low, lines 95 through 101 are executed, resetting the bit under test and generating a simulated clock pulse and a serial output of " 0 ". The three NOP instructions of the Yes loop equalize the execution time between the high and low comparator loops. After completion of either the high or low comparator loop, the A accumulator which contains the new digital number is stored in PIA1AD and in a RAM memory location labeled ANS. Then the next bit of the DAC is tested in the same manner and this procedure is continued until all eight DAC inputs have been tested. When this has occurred the program returns to line 55 where the conversion finished flag is "set" and the MPU awaits the next cycle input from PIA1BD.

The total conversion time is $700 \mu$ s for the 8 -bit converter assuming a 1 MHz MPU clock frequency. The simulated clock pulse is $7 \mu \mathrm{~s}$ wide and can be used to indicate when to sample the serial output.

```
FIGURE \(6-8\)-Bit SA Software (Page 1 of 3 )
```


36.000 37.000 38.000 39.000 40.000
41.000
42.000
43.000
44.000
45.000
45.000
47.000
48.000
49.000
50.000
51.000 LDA F $\#$ \# 04
52.000 STA A FIAIAC
53.000 STA A FIA1BC
54.000
55.000 RSTART LDA A $\# \$ 10$
56.000 STA A FIA1EL SET CDNVERSIUN FINISHED
57.000
58.000
59.000
60.000
61.000
62.000
63.000 CYCLE LDA A PIA1BI
64.000 ANTI A $\#$ F02
64.000 ANHI $A=\$ 02$
65.000 EED CYCLE
64.000 ANHI A \#क02
65.000 EEQ CYCLE
66.000
67.000
68.000 CLR FIAIAD
69.000 CLR FIINTR
70.000
71.000
72.000 *
73.000 CLR PIAIED RESET CZNVERSIDM FINISHEI
74.000 SEC
75.000
76.000
77.000
78.000
79.000 CLINVRT ROE FOINTR
80.000 ELCS RSTART
81.000 LIA A FIAIAI RECALL FREVIDUS DIGITAL GUTFUT
82.000 ADI A FOINTF
83.000 STA A FIA1AI
84.000
85.000
86.000
87.000 NaP
88.000 NaP
87.000 NaP
88.000 NロP
89.000 NaF
90.000 NDF
91.000 LDA A PIA1BD COMFFRRTAR TEST
92.000 EMI YES
91.000 LDF A PIAIBD CDMFARATUR TEST
92.000 EMI YES
93.000
93.000
94.000
95.000 LIAA A PIFIAI
96.000 SUE A POINTR
CIMF-CIMFPRRATUR,SC-SIMULATED ELDCK,SU-SERIFL DUTPUT

- CDMF-CIMFRRATUR, SC-SIMULATED ELICK,SG-SER
*F-CINVERSIIM FINISHED, NC-MU CDMNECTIUN
* 
- 
- DRE S OROO
-           BEGINHIMG ADDRESS
    * 

LLR FIA1AC
CLR FIA1BC
LDA A \#si C
STA A FIA1BD
LDA A \#玉 0 FF
LDA A WEOFF A SIDE ALL DUTPUTS
51.000 LDA F \#\$ 04
52.000 STA A FIAIAC
53.000 STA A PIA1BC
-
*
-

* *CYLLE TEST**
.
CYCLE LDA A PIA1BI
- 
* 
* 
- 
* 
- 
* 
+ 
* 
* 
* Nap
**IA ASSEMELY**
+ 

37.000
38.000
40.000
tart la fia a
stal
*
-
SEC
SET NEW DIGITAL DUTFUT
**DELF'Y FGR CIMPARATIR**
**LD camphratar ladp**
EMI YES

```
97.000 LDA B #$20
98.000 STA B PIA1BD
99.000 CLR E PIAIBD
101.000 BRA ENI
102.000.
103.000
104.000 YES LDA A PIAIAI
105.000
106.000 NDP
107.000 NDP
108.000 LDA B =%e8
109.000 STA E FIA1EI
110.000 LDA B #808
111.000 STA E PIA1BD
112.000
113.000 END STA A PIAIAD
114.000 STA R ANS
115.000 BRR EDNVRT
116.000
117.000
118.000
119.000
120.000
121.000
122.000 MDH
SERIAL DUT OF "0", CLDCK SET
CLDCK RESET
    **HIGH CIMPARATDR LIDP**
DELAY
SERIAL DUTPUT OF " 1", CLDCK SET
CLDCK RESET
```

FIGURE 6 - 8 -Bit SA Software (Page 3 of 3)


```
166.000
167.000 LDA A HNDTHI
168.000 TAB
169.000 AND A #$0F
17.0.000 SUB A =$05
171.000 BMI CT
172.000 ADD B =$03
173.000 CT TBA
174.000 AND A #$0F0
175.000 SUB A #$50
176.000 EMI IT
177.000 ADI E =$30
178:000 DT STA B HNDTHD
179.000 *
180.000 LDA A TENTSI
181.000 TAB
182.000 SUB F #$05
183.000 EMI ET
184.000 ADD E =$03
185.000 ET STA B TENTSD
186.000
187.000
188.000 ASL LSETEM
189.000 FOL MSBTEM
190.000 RDL UNTTEN
191.000 ROL HNDTHD
19E.000 FRLL TENTSN
193.000 IIEX
194.000 ENE BEGIN
195.000 *
196.000 EFFA ECD
197.000 पWRME1 BRA पWRNGE
198.000 ERA ECD
199.000*
200.000 POLRY1 BRA FGLARY BRANCH PATCH
201.000
202.000
*
20.000*
* bod ta ? SEGMENT *
204.000*
205.000 BCD LIA F UNTTEN
206.000 AND F #क0F
207.000 STA G INDEX+1
208.000 LIN INDEX
209.000 LDA A 0.%
210.000 STA A PIAEAT
211.000 LDA A UNTTEN
21E.000 LSF A
213.000 LSR A
214.000 LSR A
215.000 LSR A
216.000 STA A INTEEX +1
217.000 LDX INDEX
218.000 LDA F 0,%
219.000 STA A PIAEED
EE0.000 LIA A HNDTHI
2e1.000 GNI F #%0F
E巳巳.000 STA A INDEX+1
EES.000 LIK INUEX
824.000 LINH F 0,%
ZE5,000 STA A PIABAT
```

BRANCH PATCH

- EOD TI 7 SEGMENT
- CDIVERTER

```
226.000 LDA A HNDTHD
227.000 LSR A
228.000 LSR A
229.000 LSR A
230.000 LSR A
231.000 STA A INDEX +1
232.000 LDX INDEX
233.000 LDA A 0;X
234.000 STA A PIASED
235.000 LDA A TENTSI
236.000 SUB A $$01
237.000 BLT END
238.000 LDA A $$80
239.000 FIND A FIA3ED
240.000 STA A PIASBI
241.000 END JMP CYCLEI
242.000 *
243.000 पVRNGE LDA A #SOD ; पVERRANGESRC HIGH, CON F
244.000 STA A FIA1BD
245.000 LINA A #$F3
246.000 STA A FIAERD
247.000 STA A FIAEBD
248.000 STA A FIASAI
249.000 STA A FIABED
250.000 JMP CYCLE
251.000
252.000
253.000 POLARY LDX =$0100
254.000 BR DEX
255.000 BNE ER
256.000 LDA A PIA1BC
257.000 CDM A
258.000 AMD A #$08
259.000 ADD A #$34
260.000 STA A PIA1BC
261.000 JMP RESTAR
262.000
263.000
264.000.
265.000 DRG $0C00
266.000 FCE w7E,$30,96D,579,533,35E,55F,$70,w7F,573
267.000 ENII
268.000 MロM
```

$\approx$ FIGURE $19-41 / 2$-Digit Dual Ramp Software (Page 5 of 5)

## External Dual Ramp System

The final dual ramp A/D system to be discussed uses the MC1405 with an MC14435 CMOS dual ramp digital subsystem to provide a complete A/D converter external to the MPU system. This system provides an inexpensive A/D that is easily interfaced to an MPU system through a PIA and requires a minimum number of additional software instructions for control. Also, the microprocessor is available for performing other tasks during the A/D conversion.

When the MPU requires analog information, the data is brought into the MPU system through a PIA and placed
in memory for further use. The flow of this information is under control of the MPU system via an interrupt program. Figures 20 and 21 show the external devices with the MPU and the software instructions required to start the conversion and transfer the data from the A/D. Like the external successive approximation method described previously, this dual ramp technique reduces the number of MPU instructions required and increases the throughput of the overall MPU system. However, the increase in exterrnal hardware may offset these advantages. Also, additional external hardware is required for autopolarity and a 7 -segment display.

```
113.000 SUB A PDNTRE
114.000 STA A PIREBD
115.000 STA A AMSS
116.000 LDA B #$20
117.000 STA E PIR1BD
118.000 CLR B
119.000 STA E PIA1BD
120.000 BRA END
121.000
122.000
123.000 *
124.000 YES LDA A #S05
125.000 IELAY DEC A
126.000 ENE DELAY
127.000 LDA B =$28
128.000 STA B FIA1BD
129.000 LIA B #$08
130.000 STA B FIA1BI
131.000 NDF
132.000 NHF
133.000
134.000 END BRF CDNVRT
135.000
136.000
137.000
138.000 MION
```

SERIAL DUTFUT (CLIOCK INLY) CLICK RESET
*HIGH CDMPRRATDR LIDP* TIME EQUALIZATIUM

SERIAL GUTPUT
CLUCK RESET

FIGURE 8 - 10 -Bit SA Software (Page 3 of 3 )


## External SA System

The third successive approximation program, shown in Figures 10 and 11, uses an MC1408 DAC with the MC14549 CMOS SAR for a convert-on-command A/D system. This system is controlled by the MPU through the CA1 and CA2 PIA pins to start a conversion and store the results of this conversion in memory when the conversion is finished. The 8 -bit data word from the $A / D$ is brought in to the MPU system through PIA1AD. The advantages of this A/D system are that a minimum number of software instructions are required, a higher speed conversion is possible, and the MPU may be performing other tasks during the conversion. The disadvantage is a higher parts count and increased cost.

The program for this $A / D$, shown in Figure 11 , is written as a subroutine of a larger program. This larger program is simulated with the instructions of lines 28
through 31. The subroutine starts in line 34, unmasking the interrupt input on CA1 and setting CA2 high. (For additional information on use of the CA1 and CA2 lines, see the MC6820 data sheet.) CA2 initiates the conversion. Line 35 is a dummy read statement necessary to clear the data register of the interrupt bit associated with the CA1 input line. Then a wait for interrupt instruction stores the stack in anticipation of the A/D conversion being completed. When the conversion is finished the CA1 line is toggled by the EOC output of the MC14549 and the program goes to line 43 where CA1 is masked and CA2 is set low, thus stopping any further conversion sequences by the A/D. The digital results are loaded into the A accumulator through PIA-A and stored in memory location TEMP. Then the MPU returns from the interrupt and finally returns from the subroutine.

The entire sequence requires $60 \mu$ s plus the conversion time of the A/D.



## DUAL RAMP TECHNIQUES

## General

Another commonly used method for A/D conversion is the dual ramp or dual slope technique. This approach has a longer conversion time than that of the successive approximation method. The conversion time period is also variable and input voltage dependent. However, this method yields an A/D converter of high accuracy and low cost.

As the name implies the dual ramp method consists of two ramp periods for each conversion cycle. Figure 12 shows the basic waveforms for the dual ramp A/D. The
ratio in time of the ramp lengths provides a value representing the difference between a reference and an unknown voltage. During time period T1, the input unknown is integrated for a fixed time period (fixed number of clock cycles). The integrator voltage increases from the reference level to a voltage which is proportional to the input voltage. At the end of this time period a reference voltage is applied to the input of the integrator causing the integrator output voltage to decrease until the reference level is again reached. The number of clock cycles that are required to bring the integrator output voltage back to the reference level is proportional to the input unknown voltage.

The dual ramp converters discussed here use the MC1405 analog subsystem in conjunction with the M6800 MPU system. The MC1405 provides the integrator, comparator and reference voltage required for the analog functions of the dual ramp A/D. The analog device also adds an offset current to the integrator input during the ramp up time period to stabilize small voltage readings. The digital section of the A/D must subtract an equivalent number of counts to produce a zero reading display output for a zero input. The interface between the analog and digital subsystems consists of two control lines. These are the comparator output from the analog part, which indicates whether the ramp is above or below the reference level, and a ramp control output from the digital part to switch the integrator input between the input unknown voltage and the reference voltage. The control of these lines, offset subtraction, and calculations with the resulting data must be handled by the digital subsystem, which in this case is the MPU.
For additional information on the dual ramp technique for A/D, consult the data sheet for the MC1405.


## 12-Bit Dual Ramp Program

This version of the dual ramp A/D generates a 12 -bit binary output from a 1 volt full scale analog input. Figures 13,14 and 15 show the flow chart, MPU software and external hardware. The interface of the PIAs used for this $\mathrm{A} / \mathrm{D}$ is shown both on the schematic and in lines 16 through 22 of the source program. Lines 25 and 26 indicate the two memory locations where the final 12 -bit binary result is stored. These locations are $\$ 0000$ and $\$ 0001$. The four most significant bits are in location $\$ 0000$ while the remaining eight bits are in $\$ 0001$.

Referring to the software of Figure 14, the first instructions (lines 37 through 42) initialize the PIA for its input/output configuration. Source program lines 46 through 49 set the ramp control line of the MC1405 and check the comparator output from the MC1405 to insure that the integrator output is below the reference level at the start of a conversion. Next the "conversion finished" flag is set indicating a conversion ready status. Then the MPU enters a loop (lines 55 through 57) waiting for a cycle input (PB1) from the PIA. When this condition occurs the conversion finished flag is reset while the
ramp control line (PB2) goes low, thus starting a conversion cycle. In addition, the index register has been loaded with $\$ 2000$ which will be decremented to provide the ramp up timing period. When the ramp crosses the threshold level the comparator (PB7) change from low to high causes the MPU to enter the timing cycle of lines 67 through 69. The index register is continuously decremented until reaching zero, at which point the ramp control line (PB2) to the MC1405 is set high (line 74) and the index register is incremented (line 75). This loop continues until the integrator output again reaches the threshold level. Line 76 of the ramp down cycle is a dummy statement included to equalize the timing between the ramp up and ramp down time periods. The proper timing ratio ( $2: 1$ in this example) must be maintained for correct A/D operation.

After the termination of the ramp down time period the content of the index register is stored in memory locations $\$ 0000$ and $\$ 0001$ (line 82). Next the offset counts are subtracted $(51210)$ from this result by subtracting $\$ 01$ from memory location $\$ 0000$. The result is

then stored back into the same memory location. Lines 86 and 87 check the contents of memory location TEST for a number greater than 409510 . If this condition occurs, the overrange, conversion finished, and ramp control bits are set high. Otherwise the MPU branches back to line 50 where only the conversion finished and ramp control bits are set high. The program then checks the status of the cycle input waiting for the next conversion.

When assembled, the first instruction will be located at $\$ 0 A 00$ with 8410 memory locations required. The full scale conversion time is 165 ms assuming a 1 MHz clock in the MPU system.

As with all MC1405 designs, the integration capacitor must be large enough to insure that the integrator does not saturate during the ramp up time period. The value of this capacitor depends upon the power supply voltage applied to the MC1405 and the ramp up time period. The MC1405 data sheet contains the equations for calculation of this capacitor. The MC1405 is capable of operating on a single +5 volt power supply; however, $a+15$ volt supply voltage is recommended to decrease the integrator capacitor size. When using 15 volts the comparator output must be clamped at 5 volts to prevent damaging the PIA inputs.


```
43.000
44.000*
45.000.
46.000 LIA A #$04
47.000 STA A PIAIBD FRMP CINTROL HIGH
48.000 START LDA A PIAIBD COMPARATOR TEST - INSURES RAMP IS LDW
49.000 BMI START TD START CINVERSIDN
50.000 RSTRRT LDA A #$14
51.000 STA A PIA1BD CDNVERSIGN READY , RAMP CIMTROL HIGH
52.000.
53.000 =
54.000
55.000 CYCLE LDA A PIAIED
56.000 AND A #% 02
57.000 BER CYCLE
58.000 LDX #$2000 INITIALIZATION FOR RAMF UF TIMING
59.000 *
60.000 CLR PIA1BD RESET QVERRANGE FNI CDNVERSIDH FINISHED
                                    HND SET RC LEW
62.000 CDMP LDA A FIF1RD
63.000 BPL CDMF
64.000
65.000
65.000
67.000 RAMPUP LDA B #$04
68.000 IEX
69.000 BNE RAMPUP
70.000.
71.000*
72.000 *
73.000*
74.000 RAMPDN STA B FIA1ED RC HIGH
75.000 INXX
76.000 CPX $0000 DUMMY STATEMENT FDF TIME DELFY
77.000 LDA A PIA1ED CDMPARATIR TEST
78.000 BMI RAMPDN
79.000 *
80.000
81.000
8E.000 STX TEST
83.000 LDA A TEST S12 CGUNT SUETRFETIAN
84.000 SUB H =**02
85.000 STA A TEST
86.000 SUB A #N10
87.000 BLS RSTART
88.000 LUH स *$10
89.000 STA A PIAIBD
90.000 BRA CYCLE
91.000 MON
```

FIGURE 14 - 12-Bit Dual Ramp Software (Page 2 of 2)


## 31/2-Digit Dual Ramp Program

The flow chart, source program and hardware for a $31 / 2$-digit system are shown in Figures 16, 17, and 18 respectively. Referring to Figure 17, the basic conversion routine of lines 96 through 135 in this program is similar to that of the previously discussed 12 -bit binary system. The initialization of the index register in line 108 has been changed to increase the ramp up time period. The basic conversion results in a binary number as did the 12 -bit version previously discussed. This binary result is converted by the software routine in lines 144 through 180 to produce $31 / 2$-digit BCD output. This routine converts up to a 16 -bit binary number to the equivalent BCD value. Also the BCD result is converted to a 7 -segment display code for use in a LED or LCD readout system. Another feature of the $31 / 2$-digit A/D program shown here is a polarity detection scheme. This allows the A/D to handle both positive and negative input voltages.

The external hardware for the $31 / 2$-digit $A / D$ requires two full PIAs; one of the four ports is used for interface to the MC1405, cycle input, overrange flag, etc. An I/O configuration similar to that of the 12 -bit binary $A / D$ is used. The remaining three ports of the PIAs are used for the $31 / 2$-digit display, as shown in Figure 18 b.

The conversion initially produces a binary result which is stored in memory locations MSB and MSB +1 . This result has 10010 offset counts subtracted, and then a polarity check is made. If the polarity that is currently being applied to the input of the MC1405 is positive, the
binary number is converted to a $B C D$ number. The technique used for binary-to-BCD conversion is described in Appendix B. The BCD results are stored in memory locations UNTTEN and HNDTHD. Each of these memory locations contains two BCD words. Following the conversion, an overrange test is made in lines 183 through 186 which checks for a maximum of a BCD " 1 " in the upper four bits of memory location HNDTHD. If an overrange condition occurs, the program branches to lines 227 through 234 where a 199910 is placed in the display and the overrange flag in PIA1BD is "set".

After the overrange test the BCD code is converted to a 7 -segment code and stored in the memory location for each PIA port. Segments A through G use PIA outputs 0 through 6 while the half digit output uses PIA2BD output PB7. The conversion technique for BCD-to-7 segment utilizes a look-up table in line 251 with the indexed mode of addressing to access the table. Each of the three full BCD digits is converted to the 7 -segment code by first separating the lower $B C D$ and upper $B C D$ word and using the BCD code as the least significant byte of a two byte address for the look-up table. This address is then loaded into the index register and used to locate the corresponding 7 -segment code. In the case of the upper BCD digit of each BCD, the memory must be shifted left four times for correct addressing of the look-up table. Finally, the half digit output is added to PIA2BD in lines 197 through 226.

Should the MC1405 have the incorrect polarity on its input, a polarity reversing relay is operated by toggling the

CA2 output of PIA1BC control register. Then the conversion is restarted, this time with a positive input polarity. The polarity detection instruction is found in line 131. If after the offset count subtraction in lines 129 and 130 the condition code carry bit is "set", the MC1405 has a negative input voltage. This occurs when the negative input subtracts from instead of adding to the offset current in the MC1405 and does not allow the ramp down time period to reach at least a value of 10010 counts. If the carry bit has been "set" then the program branches to
line 236 where the CA2 line is toggled. Also due to the difference in a positive polarity conversion and a negative polarity conversion a short delay loop has been added in lines 238 and 239 to improve accuracy at very small input voltages.

The entire $31 / 2$-digit A/D requires 296 memory locations but can be reduced if the BCD-to-7 segment decoding is performed external to the MPU system. With a 1 MHz MPU clock frequency this program has a full scale conversion time of 60 ms .


FIGURE $16-31 / 2$-Digit Dual Ramp A/D Flow Diagram

```
1.000 NAM DWAE5
2.000 DFT MEM
3.000*
4.000
5.000
0.000
7.000.
8.000
9.000
10.000
11.000
12.000 THIS CONVERTER USES A MC1405 IN CONJUNCTION WITH THE
13.000 * MCG800 MPU TL PRDDUCE A 3 1/E IIGIT A/D. THE
14.000 - IUNAL RAMF METHII DF A/D CONVERSICIM IS USED.
15.000
16,000
17.000 *
18.000
18.000
20.000
21.000
Ee.000
23.000
25.000
26.000
27.000
28.000
29.000
30.000
31.000
32.000
33.000
34.1000
35.000
36.000
37.000
38.000
39.000
40.000
41.000
42.000
43.000*
44.000
45.000 DRE $0000
46.000 MSE FME 1
47.000 LSE RME 1
48.000 INIEX FME E
49.000 MSETEM RME 1 TEMF STIRAGE DF EINHHYY FHSWER
50.000 LSETEM RME 1
51.000 *
5e.000.
53.000.
54.000 [F6 $0010
5S.000 LNHTTEN FME 1
56.000 HIMDTHI RME 1
57.000
58.000*
59.000 [EFG $4004
60.000 FIA1AI RME 1
FGLARITY - LICHTED HT PIAIBI (CHE)
7 SEGMENT DUTPUT
        TENS - FIAIAD
        HLINDREDS - PIAEAD
        THप\SFINIS - FTAEBD
        TENS IF THQUSANIIS IR HALF IIGIT - FIAEBD (PBT)
the infutS tI the mpU cIMSIST dF
        *
        * 31/2 DIGIT H/D
                                *
O
```



```
                                    *
```

```
24.000 CDMVERSIDN FIMISHED = LDCHTED FT PIH1BI (PB4)
```

24.000 CDMVERSIDN FIMISHED = LDCHTED FT PIH1BI (PB4)
RAMF CONTROL - LICATED AT FIH1ED (FE2)
RAMF CONTROL - LICATED AT FIH1ED (FE2)
24.000 CDMVERSIDN FIMISHED = LDCHTED FT PIH1BI (PB4)
24.000 CDMVERSIDN FIMISHED = LDCHTED FT PIH1BI (PB4)
IVERRANGE - LICATED FT FIHIBD (FB3)
IVERRANGE - LICATED FT FIHIBD (FB3)
CVCLE SWITCH - LICATEN RT FIAIBI (PB1)
CVCLE SWITCH - LICATEN RT FIAIBI (PB1)
CVCLE SWITCH - LICATEI RT PIAIEI (PE1)
CVCLE SWITCH - LICATEI RT PIAIEI (PE1)
THE DUTFUTS FRIM THE MFU CDHSIST DF

```
    THE DUTFUTS FRIM THE MFU CDHSIST DF
```

```
        *
        THE EIMARY AHSWER IS STURENI AT MSE GMH LSE
        THE BGI ANSWER IS STIRED AT UHTTEN:HMUTHII,TENTSI
        *
        *
```



```
        \
```

```
61.000 PIA1AC RMB 1
62.000 FIA1ED RME 1
63.000 PIA1BC RMB 1
64.000 FIREAI RME 1
65.000 FIAERC RMB 1
65.000 PIAEBD RMB 1
67.000 FIAEBC RMB 1
68.000
69.000.
70.000 पR5 $0R00
71.000.
72.000 - CLR FIF1AC
74.000 CLR FIA1BC
75.000 CLR FIAEAL
76.000 CLR FIAEEC
77.000 LIN A =$57G
78.000 STA A FIAIED
79.000 LDA A #ESOFF
80.000 STA A PIRIAD
81.000 STA R FIAEAII
82.000 STA A FIAEBD
83.000 LDA H #$34
84.000 STA A FIAIRC
85.000 STA A FIA1BC
86.000 STA A FIAEAC
87.000 STA A PIAEBC
88.000 LTA A #50C
90.000 STA A INDEX
91.000
92.000
93.000
94.000
85.000
96.000 LDA A ##04
97.000 STA A FIFIFD RL HIGH
98.000 START LDA A PIAIED CDMPARATDR TEST
99.000 EMI START
100.000 CYCLE1 LDA F #$14
101.000 STA A FIA1ED CONVERSIGH READY AND RC HIGH
102.000
103.000
104.000 * **CYCLE TEST**
105.000 CYCLE LDA A FIAIBD
106.000 AND A =$.0E
107.000 EEQ CYCLE
10S.000 RESTAR LINX #$07IIO
109.000 ELR FIAIBI RESET QVERRANGE, CDNVERSION FINISHEII ANII SET FC LIW
110.000 CDMF LDA A PIA1EI
111.000 BFL CDMP
112.000 : *FL ELMP HMP TIMINIG GYCLE**
113.000 RAMPUF LDA E %$04
114.000 DEX
115.000 BNE RAMPUP
116.000
117.000 * **RAMF IDLWH TIMIME CYCLE**
118.000
119.000 *
120.000 RAMPDH STA E FIA1BII RC HIGH
```

```
12E.000 CPX %0000 DUMI|Y STATEMENT FDR TIME DELGY
123.000 LDA A PIA1BD CIMPARATDR TEST
124.000 EMI RAMPIN
125.000
12G.000 STX MSB
127.000 LDA A MSB+1
128.000 LDA E MSB
129.000 SUB A }#$6
130.000 SBC B #$000
131.000 BCS POLRY1
132.000 STA A MSB+1
133.000 STA E MSE
134.000 STA A MSBTEM+1
135.000 STA E MSBTEM
136.000
137.000
138.000
139.000
140.000
141.000
142.000
143.000*
144.000 CLF HHTTEN
145.000 ELR HNDTHD
146.000 LDK #$0010
147.000 BESIY LDA A UHTTEN
143.000 TAE
149.000 FNI A #50F
150.000 SUE A #%05
151.000 EMI तT
15S.000 AIN E #%03
153.000 FT TEA
154.000 HMD A #&0F0
155.000 SUE A #%50
156.000 EMI ET
157.000 HDD E #% 30
158.000 BT STA E UNTTEN
15%.1100
16.0.000 LIAF A HNDTHU
161.000 TAE
16E.000 FHI A #w0F
163.000 SUE A #&05
164.000 EMI ET
165.000 HID E 㴗03
1ES.000 ET TEH
167.000 ANHI A FFOF0
168.000 SUB A #550
169.000 BMI OT
170.00D ADD E #F30
171.000 IIT STA E HINDTHE
172.000
173.000
174.000
175.000 ASL ISETEM
176.000 RDL MSETEM
177.000 PGL UMTTEN
17S.000 ROL HNDTHII
179.000 IIEX
180.000 EHA EEEIH
181.000 182.006
183.000 LDA A HMDTHD
184.000 AND A \(\# \$ 20\)
185.000 SUB A \(\# \$ 10\)
186.000 BHI DVRNGE
187.000
188.000 BRA BCD
```

189.000 PILRY1 BRA PILARY

```
190.000 GVRNG1 BRA GVRNGE
191.000
192.000
193.000
194.000
195.000
196.000

ZVERRANGE TEST

\section*{- BICI TI 7 SEGMENT}
- DDrlverter
197.000
198.000 BCD LDA A UNTTEN
199.000 AMD A \(\# \$ 0 F\)
200.000 STA A INDEX +1
201.000 LDX INDEX
202.000 LDA A \(0, X\)
203.000 STA A PIAIAII
204.000 LDA A UNTTEN
205.000 LSR A
206.000 LSR A
207.000 LSR A
208.000 LSR A
209.000 STA A IMIEX +1
210.000 LDX INIEX
211.000 LDA A \(0, \%\)
212.000 STA A PIAEAI
213.000 LDA A HNDTHD
214.000 AND A \(\% \$ 0 F\)
215.000 STA A INDEX +1
216.000 LDX INDEX
217.000 LDA A \(0, \%\)
218.000 STA A PIAEBD
219.000 LDA A HNDTHI
220.000 AND A \(\# \$ 10\)
221.000 SUB A \(\$ \$ 10\)
222.000 BLT END1
323.000 LDA A \(=\$ 30\)
224.000 ADI A PIAEBI
225.000 STA A PIAEBD
226.000 ENDI JMP CVCLE1
227.000
228.000 GVRNGE LDA A \#\$1C
229.000 STA A PIA1BD
230.000 LDA A \(\#\) FF3
231.000 STA A PIAIAT
232.000. STA A PIAEAD
233.000 STA A PIAEED
234.000 JMP CYCLE
235.000
236.000 PRLARY LDX \(\# 5.0100\)
237.000 BR DEX
238.000 BNE BR
239.000 LIA A PIA1BC
240.000 CDM A
197.000
198.000 BCD LDA A UNTTEN
200.000 STA A INDEX +1
201.000 LDX IMDEX
202.000 LDA A \(0, X\)
203.000 STA A FIAIAII
204.000 LDA A UNTTEN

LSR A
LSR A
LSR A
LsR
LDX INDEX
LDA A \(0, \mathrm{X}\)
STA A PIAEAI
LDA A HHDTH
STA A INDEX+1
LDX INDEX
LDA A \(0, \%\)
STA A PIAERI
LIA A HNDTHI
AND \(A\) \#5 10
SUB A \(\# \$ 10\)
BLT END1
LDA A \(=\$ 80\)
ADI A PIAEBI
ENDI MPP EVCLEI
*
GVRNGE LDA A \#\$1C
STA A FIA1BD
STA A PIAIAT
sTA A PIREAD
sta a piazen
*
POLARY LIX \#30100
BR DEX
LIA A PIAIBC
CDM A
```

241.000 AND A \$\$08
242.000
243.000
244.000
245.000
246.000
247.000
248.000
249.000
251.000 FCND
252.000 MION
```

FIGURE 17 - 3 $1 / 2$-Digit Dual Ramp Software (Page 5 of 5)


## 4½-Digit Dual Ramp Program

The microprocessor software for a $41 / 2$-digit dual ramp A/D is shown in Figure 19. This program in an extension of the $31 / 2$-digit A/D just discussed and has a full scale input voltage of 1.9999 volts. Due to the addition of the extra digit, a fourth PIA port for the 7 -segment display is required. The PIA port configuration used for ramp control, comparator, etc. is identical to that used in the $31 / 2$-digit A/D.

The addition of the extra digit also implies a longer ramp up time period which is produced by increasing the initialization of the index register in line 115. This longer ramp up time period also requires the change of the extra count subtraction statements of lines 137 and 138 to
maintain the extra count subtraction of $10 \%$ ramp up time. Also, the longer ramp up time period will require a larger integration capacitor to prevent saturation of the MC1405 integrator. This is of course, assuming the same MPU clock frequency. The remainder of the A/D external hardware is unchanged except for the addition of the fourth full digital display. Figure 18a can be used for the $41 / 2$-digit A/D without modification, and Figure 18 b can be used with only the addition of another digit.

The software for the binary-to-BCD converter remains the same for the $41 / 2$-digit $A / D$ since it is capable of handling up to 16 bits. The conversion routine for BCD-to- 7 segment code must be modified to handle the extra digit although the same basic technique is retained.


```
46.000 MSE RMB 1
48.000 INDEX RME E
48.000 INDEX RME 己
50.000 LSBTEM RMB 1
51.000,
52.000*
53.000*
54.000 DF6 $0010
55.000 UMTTEN RMB 1
56.000 HNDTHI RME 1
56.000 HNDTHI RMB 1
58.000*
59.000 *
60.000 DRG $4006
61.000 FIA1BI RMB 1
6E.000 PIG1BC RME 1
63.000 PIAEAI RMB 1
64.000 PIAEAC RMB 1
E.5.000 FIAEBI RMB 1
66.000 FIAEBC RME 1
67.000 GRE $4010
58.000 PIA3AD RME 1
69.000 FIABAC RME 1
70.000 PIA3ED RME 1
71.000 FIASEC RME 1
72.000 *
73.000*
74.000
75.000*
76.000 DRG EOAOO
77.000 CLR FIA1EL
78.000 CLF FIAERC
79.000 CLR FIFEEC
80.000 CLR FIASAC
81.000 CLF PIFBBL
SE.000 LIA F #54D
83.000 STA A PIAIED
84.000 LIA A #SOFF
O5.000 STA A PIREAU
86.000 STA A PIAEED
87.000 STA A FIASAI
88.000 STA A FIASED
89.000 LIA A #%34
90.000 STA A FIAIEC
91.000 STA A FIAEAC
92.000 STA A FIAEBC
93.000 STA A PIABAC
94.000 STA A FIASEL
95.000
96.000 LDA A =50C
97.000 STA A INDEX
93.000
*
* - - 
FIFST TWG HEN IIGITS GF LDIK-UP
TAELE ADDRESSES
98.000
*
* * BHSIC H<D
100.000 * * * + + + * + + + + + + + +
101.000 *
102.000
*
REIAFINING FIA'S FLLL DUTFUTS
TEMP STURAGE OF BIMAPY'AN
1
TEMP STURAGE OF BIMAPY'AN
TEMP STURAGE OF BIMAPY'AN
TEMP STURAGE OF BIMAPY'AN
TEMP STURAGE OF BIMAPY'AN
TEMP STURAGE OF BIMAPY'AN
TEMP STURAGE OF BIMAPY'AN
TEMP STURAGE OF BIMAPY'AN
TEMP STURAGE OF BIMAPY'AN
TEMP STURAGE OF BIMAPY'AN
TEMF STURAGE OF BIMAP'Y RNSWER
```

```
106.000 BMI START
107.000 CYCLE1 LDH A $14
108.000 STA A PIA1SD CDNVERSIDN READY AND RC HIGH
109.000
110.000
111.000*
*
                                    CYCLE TEST
11已.000 CYCLE LDA A FIA1ED
113.000 FNN F ##,02
114.000 BEQ CYCLE
115.000 RESTART LDX #E4E20 INITIALIZATIDN FDR RAMF UP
116.000
    *
    TIMING
```



```
118.000 CDMP LDA A FIA1EI CDMPARATOR TEST
119.000 EFL CDMP
120.000 * RAMF UP TIMING CYCLE
121.000 RAMPUP LDA E #$04
122.000 IEX
123.000 ENE ERMPUF
124.000
125.000
126.000
1E7.000
12S.000 RAMFUN STA E FIAIED FC HIİH
129.000 INX
130.000 CPX }#0000 IUMMMY STATEMENT
131.000 LDH A PIA1ED CDMFHRATDR TEST
132.000 EMI RAMPDN
133.000
134.000 EXTRA CDUNT SUETRACTIIN
135.000 STX MSE
136.000 STX MSETEM
137.000 LDA A MSE
138.000 SUB A =S04 EXTRA DOUNT SUBTRACTION
139.000 EMI POLRY'1 FILARITY TEST
140.000 STA A MSE
141.000 STA A MSETEM
142.000
143.000
144.000
145.000
146.000
147.000
148.000
149.000
150.000
151.000
152.000
153.000
154.000 LD. #%0010
155.000 TAE
156.000 FNU A #$0F
157.000 SUB म #$05
158.000 - EMI AT
159.000 ADD E #$03
160.000 AT TEF
161.000 AND A $20F0
162.000 SUE A #$50
163.000 EMI BT
164.000 ADD B #$30
165.000 BT STA E INTTTEN
```


## 10-Bit SA Program

Figures 8 and 9 show the MPU software and external hardware for a 10 -bit successive approximation $\mathrm{A} / \mathrm{D}$ using the MC3410 DAC. The operation of this A/D is very similar to that of the 8 -bit $\mathrm{A} / \mathrm{D}$. Both the A and B halves of a PIA are required for the DAC output while the control lines (comparator, conversion finished, etc.) are also identical to that of the 8 -bit A/D previously discussed. The pointer for indicating which bit is currently under test is contained in two memory locations, PONTR1 and

PONTR2. The pointer is initialized in lines 63 and 64 and as before, it is continuously shifted to the left as each bit is tested. Lines 72 through 77 and lines 89 through 101 operate on both halves of the PIA, "setting" and "resetting" the DAC bits under test. The final answer is stored in the two PIA memory locations as well as two internal memory locations (ANS1 and ANS2).

By using the appropriate DAC and changing line 63 of the software program, the 10 -bit SA D/A can be modified for $9-16$ bit A/D operation.


```
```

FIGURE 8 - 10-Bit SA Software (Page 2 of 3)

```
```

FIGURE 8 - 10-Bit SA Software (Page 2 of 3)
50.000 CLR PIREBC
50.000 CLR PIREBC
51.000 LDA A \#\$7C
51.000 LDA A \#\$7C
52.000 STA A PIA1BD
52.000 STA A PIA1BD
53.000 LDA A \#S0FF
53.000 LDA A \#S0FF
54.000 STA A FIAEAD
54.000 STA A FIAEAD
55.000 STA A PIREBD
55.000 STA A PIREBD
56.000 LDA A =\$04
56.000 LDA A =\$04
57.000 STA A PIR1BC
57.000 STA A PIR1BC
58.000 STA A FIAEAC
58.000 STA A FIAEAC
59.000 STA A FIAEEC
59.000 STA A FIAEEC
60.000*
60.000*
61.000 RESTART LDA A \#\#10
61.000 RESTART LDA A \#\#10
G2.000 STA. A FIAREI SET CDNVERSIUN FINISHEI
G2.000 STA. A FIAREI SET CDNVERSIUN FINISHEI
63.000 CLR PONTR1
63.000 CLR PONTR1
64.000 CLR FONTRE
64.000 CLR FONTRE
65.000*
65.000*
66.000
66.000
67.000
67.000
68.000*
68.000*
69.000
69.000
70.000
70.000
71.000 CYCLE LIA A PIA1BD
71.000 CYCLE LIA A PIA1BD
7E.000 FNN A \#S0E
7E.000 FNN A \#S0E
T3.000 BED CYCLE
T3.000 BED CYCLE
74.000
74.000
75.000 CLR FIFEAD
75.000 CLR FIFEAD
76.000 CLR FIHEEI
76.000 CLR FIHEEI
77.000
77.000
78.000 *
78.000 *
79.000
79.000
80.000 CLR FIF1BD
80.000 CLR FIF1BD
81.000 LDA A \#504
81.000 LDA A \#504
82.000 STA A FOHTR1
82.000 STA A FOHTR1
83.000
83.000
84.000
84.000
85.000
85.000
86.000
86.000
37.000 COHVFT ROR FINTR1
37.000 COHVFT ROR FINTR1
88.000 RIF FOHTRE
88.000 RIF FOHTRE
89.000 ECS RESTART
89.000 ECS RESTART
90.000 LUA A PIAEAI FECALL FREVIOUS IIGITAL IUTFUTSS LSE?
90.000 LUA A PIAEAI FECALL FREVIOUS IIGITAL IUTFUTSS LSE?
91.000. ADII A FONTR1
91.000. ADII A FONTR1
92.000 STA A PIREAD
92.000 STA A PIREAD
93.000 LDA A PIAEED
93.000 LDA A PIAEED
94.000 HDN से FONTRE
94.000 HDN से FONTRE
95.000 STA A FIAEBD
95.000 STA A FIAEBD
96.000*
96.000*
97.000*
97.000*
98.000*
98.000*
99.000 NOP
99.000 NOP
100.000 HOP
100.000 HOP
101.000 NAF
101.000 NAF
102.000 NTF
102.000 NTF
103.000 LDA A FIAIEI CDMPARATLR TEST
103.000 LDA A FIAIEI CDMPARATLR TEST
104.000 EMI YES
104.000 EMI YES
105.000:
105.000:
106.0000
106.0000
106.000 *
106.000 *
108.000 LDA A PIAEAII
108.000 LDA A PIAEAII
109.000 SUE A PONTE1
109.000 SUE A PONTE1
110.000 STA A FIAEAD
110.000 STA A FIAEAD
111.000 STA A ANS1
111.000 STA A ANS1
112.000 LIAF A PIFEBD
112.000 LIAF A PIFEBD
SET NEW DIGITAL DUTPUT
SET NEW DIGITAL DUTPUT
RECAIL FREVIDUS IIGITAL DUTFUT(E MSE)
RECAIL FREVIDUS IIGITAL DUTFUT(E MSE)
SET NEW UIGITAL IUTFUT
SET NEW UIGITAL IUTFUT
* DELAY FIR CIMPAFRTDR*
* DELAY FIR CIMPAFRTDR*
RESET CONVERSIDN FINISHED
RESET CONVERSIDN FINISHED
*
*
*
*
*
*
*
*
*
*
*
*
*YCLE TEST*
*YCLE TEST*
clr fifead
clr fifead
+
+
*

```
    *
```

$\square$


```
                                    M, (T)
```

                                    M, (T)
                            TEST*
                            TEST*
        *RESET DIAC IHFUTS*
        *RESET DIAC IHFUTS*
        *
        *
        *
        *
        *
        *
        *
        *
        :
        :
        *
        *
        * *Luh cImParatcr LIDF*
        * *Luh cImParatcr LIDF*
    *
    *
    107.000.

```
107.000.
```

I


One port of a PIA is required for the interface to the MPU. The I/O configuration of this PIA is shown in lines 18 through 25 of the source program (Figure 21). The output of the MC14435 digital subsystem consists of three multiplexed $B C D$ digits with the half digit output provided on a separate pin. The three most significant bits of the PIA port are connected to the digit select lines of the MC14435 while the four LSBs are connected to the BCD lines of the MC14435. The remaining PIA bit is connected to the half digit output. Lines 36 through 39 simulate the main MPU program which branches to the A/D subroutine starting in line 42 . When this occurs the display update pin of the MC14435 (CA2) is set low which allows only the next data update to enter the MC14435 output latches. The wait for interrupt (WAI) instruction (line 44) stores the MPU stack and waits until the comparator output causes an interrupt on CA.1.

At this point the processor is interrupted and vectored to the program beginning at line 50 causing it to demultiplex the BCD data on the output of the MC14435. The
least significant digit (LSD) is first selected by the pointer of lines 50 and 51. When a low condition on this LSD line occurs, the BCD data is stored via the indexed mode of addressing in memory location $\$ 0100$. The pointer is then shifted to the next position (line 57) and when the digit select line goes low the BCD data is stored in the next sequential memory location (\$0101). Then the MSD BCD value is placed in memory location $\$ 0102$ when the MSD digit select goes low. After the multiplexed BCD data has been placed in memory, the half digit is placed in memory location $\$ 0103$. At this point the display update line to the MC14435 is returned to a high position and the MPU returns from the interrupt and then from the subroutine back to the main program which requested the data.

A minimum of $183 \mu \mathrm{~s}$ is required to transfer the $\mathrm{A} / \mathrm{D}$ data to the MPU. This time period is dependent upon the $\mathrm{A} / \mathrm{D}$ clock frequency which controls the digit select lines.


```
15.000 FIA1AC RME 1
16.000*
17.000*
18.000 * *PIFIAII CIHFIGURATIDN**
19.000 **************************+**************************
```



```
2e.000 * MSI LSD * 1/2 D* MSE LSE *
```



```
25.000 ****+**+********+********************************
26.000
27.000
28.000
89.000.
30.000 पFE $0900
31.000 CLI
32.000 CLR FIA1FC FIA FSSEMELY
33.000 CLR FIA1AI
34.000 LDA A #$3C
35.000 STA A PIAIAC
36.000 LDS #$0020
37.000
38.000
39.000 NDF
                                    MAIH PROGRAM SIMILATIOM
40.000 ISR CINVRT
41.000 EMD NDF
42.000 BRA ENI
43.000.
44.000
45.000 E
46.000 LDA E FIA1AD
47.000 STA A FIFIAC
43.000 WAI
49.000 RTS
50.000.
51.000
52.000
53.000.
54.000 EEGIN LINA A #Fこ0 EEGINING DF INTERRUPT FRIGRAM
55.000 STA A FOINTR
56.000 LO% #क0100
S7.000 NEXT LIA A FIAIAII
58.000 TAE
59.000 AND H FIINTR
60.000 ENE HEKT
61.000 ROL POINTR
6E.000 ANII E }#5.0
63.000 STA E 0,%
64.000 IN%
65.000 ECC NEXT
66.000 LDH A FIA1AD
67.000. ANH A #510
58.000 LSR A
69.000 LSR A
70.000 LSR A
71.000 LSR A
7C.000 STA A 0.X
73.000 LDA A #5.30
74.000 STA A FIAIAC
```

```
75.000
RTI
76.000
77.000
78.000
79.000. MaN
```


## FIGURE 21 - 3112 -Digit External Dual Ramp Software (Page 3 of 3)

## SUMMARY

Many MPU systems require analog information, which necessitates the use of an $A / D$ converter in the microprocessor design. This note has presented two popular A/D techniques used in conjunction with the M6800 microprocessor system. These techniques, successive approximation and dual ramp, were shown using the MPU as the digital control element for the $\mathrm{A} / \mathrm{D}$ system. This required dedication of the MPU to the A/D function during the conversion. Also shown were systems using the MPU to control the flow of data from an external A/D allowing the MPU to perform other tasks during the conversion.

The variety of programs presented allow the designer to make a selection based upon hardware cost, conversion speed, memory locations and interrupt capability. Although the A/D programs shown here are complete designs, they are general designs and may be tailored to fit each individual application. Also a variety of digital outputs are available including binary, BCD, and 7 -segment. In conjunction with the BCD output a 16 -bit binary to BCD conversion routine is presented in Appendix B.

## REFERENCES

Aldridge, Don: "Autopolarity Circuits for the MC1405 Dual-Slope A-D Converter System", EB-35, Motorola Semiconductor Products Inc.
Aldridge, Don: "Input Buffer Circuits for the MC1505 Dual Ramp A-to-D Converter Subsystem", EB-24, Motorola Semiconductor Products Inc.
Kelley, Steve: " $41 / 2$-Digit DVM System Using the MC1505 Dual-Slope Converter", EB-36, Motorola Semiconductor Products Inc.

M6800 Microprocessor Applications Manual, Motorola Semiconductor Products Inc.
M6800 Microprocessor Programming Manual, Motorola Semiconductor Products Inc.
MC1505/1405 Data Sheet, Motorola Semiconductor Products Inc.
MC6800, MC6820 Data Sheets, M6800 Systems Reference and Data Sheets, Motorola Semiconductor Products Inc.
MC14435 Data Sheet, Motorola Semiconductor Products Inc.

APPENDIX A
MPU INSTRUCTIONS


```
EGEND:
P Operation Code (Hexadecimal):
    Number of MPU Cycles;
Number of Program
Arithmetic PMus:
Boolean AND;
MSP Contents of memory location pointed to be Stack Pointer;
```

```
+ Boolean Inclusive OR:
```

+ Boolean Inclusive OR:
(+) Boolean Exclusive OR;
(+) Boolean Exclusive OR;
M Complement of
M Complement of
Transfer Int0
Transfer Int0
00 Byte=Zero;
00 Byte=Zero;
Note - Accumulator addressing mode instructions are included in the column for IMPLIED addressing

| LEGEND: |
| :--- |
| OP |
| Operation Code (Hexadecimal): |
|  |
| Number of MPU Cycles; |
| \#umber of Program Bytes; |
| \# |

```

\section*{CONDITION CODE SYMBOLS:}
```

H Half-carry from bit 3
H Half-carry from

```
Negative (sign bit)
2 Zero (byte)
\(\checkmark\) Overliow, 2's complement
C Carry from bit 7
R Reset Always.
S. Set Always
Test and set if true, cleared otherwise
Test and setif
Not Affected
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline Index Register & k & & & & & & & & & & & & & & & & \multirow[t]{3}{*}{\begin{tabular}{l}
BOOLEAN/ARITHMETIC OPERATION \\
BOOLEAN/ARITHMETIC OPERATION
\end{tabular}} & \multicolumn{6}{|l|}{COND. CODE REG.} \\
\hline \multirow[b]{2}{*}{POINTER OPERATIONS} & \multirow[b]{2}{*}{MNEMONIC} & \multicolumn{3}{|c|}{IMMED} & \multicolumn{3}{|c|}{DIRECT} & \multicolumn{3}{|c|}{INDEX} & \multicolumn{3}{|c|}{EXTND} & \multicolumn{3}{|r|}{Implied} & & 5 & 4 & & 2 & 10 & \\
\hline & & OP & \(\sim\) & \# & OP & \(\sim\) & \# & OP & ~ & \# & OP & \(\sim\) & \# & OP & \(\sim\) & \# & & H & 1 & & 2 & \(v\) & \\
\hline Compare Index Reg & CPX & 8 C & 3 & 3 & 9C & 4 & 2 & AC & 6 & 2 & BC & 5 & 3 & & & & \(X_{H}-M, X_{L}-(M+1)\) & \(\bullet\) & & & & & \\
\hline Decrement Index Reg & DEX & & & & & & & & & & & & & 09 & 4 & 1 & \(\mathrm{x}-1 \rightarrow \mathrm{x}\) & - & - & - & \(\uparrow\) & - & \\
\hline Decrement Stack Pntr & DES & & & & & & & & & & & & & 34 & 4 & 1 & SP - \(1 \rightarrow\) SP & - & - & - & - & - & \\
\hline Increment Index Reg & INX & & & & & & & & & & & & & 08 & 4 & 1 & \(\mathrm{x}+1 \rightarrow \mathrm{x}\) & - & - & - & 7 & - & \\
\hline Increment Stack Pntr & INS & & & & & & & & & & & & & 31 & 4 & 1 & \(\mathrm{SP}+1 \rightarrow \mathrm{SP}\) & - & - & - & - & - & \\
\hline Load Index Reg & LDX & CE & 3 & 3 & OE & 4 & 2 & EE & - & 2 & FE & 5 & 3 & & & & \(\mathrm{M} \rightarrow \mathrm{X}_{\mathrm{H}},(\mathrm{M}+1) \rightarrow \mathrm{X}_{\mathrm{L}}\) & - & & & & R & \\
\hline Load Stack Pntr & LOS & 8 E & 3 & 3 & \(9 E\) & 4 & 2 & AE & 6 & 2 & BE & 5 & 3 & & & & \(\mathrm{M} \rightarrow \mathrm{SP}_{\mathrm{H}} .(\mathrm{M}+1) \rightarrow \mathrm{SP}_{\mathrm{L}}\) & - & & (9) & 1 R & R & \\
\hline Store Index Reg & STX & & & & DF & 5 & 2 & EF & 7 & 2 & FF & 6 & 3 & & & & \(\mathrm{X}_{H} \rightarrow \mathrm{M}_{1} \mathrm{X}_{\mathrm{L}} \rightarrow(\mathrm{M}+1)\) & - & - & (9) & \(\ddagger\) & R & \\
\hline Store Stack Pntr & STS & & & & 9 F & 5 & 2 & AF & 7 & 2 & BF & 6 & 3 & & & & \(\mathrm{SP}_{\mathrm{H}} \rightarrow \mathrm{M}, \mathrm{SP} \mathrm{S}_{\mathrm{L}} \rightarrow(\mathrm{M}+1)\) & - & - & (9) & 1 R & R & \\
\hline Indx Reg \(\rightarrow\) Stack Patr & TXS & & & & & & & & & & & & & 35 & 4 & 1 & \(\mathrm{X}-1 \rightarrow \mathrm{SP}\) & \(\bullet\) & - & - & - & - & \\
\hline Stack Pntr \(\rightarrow\) Indx Reg & TSX & & & & & & & & & & & & & 30 & 4 & 1 & SP \(+1 \rightarrow \mathrm{X}\) & \(\bullet\) & & & & & \\
\hline
\end{tabular}


Condition Code Register Manipulation Instructions
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{5}{|l|}{ter Manipulation Instructions} & \multirow[b]{3}{*}{boolean operation} & \multicolumn{6}{|c|}{COND. CODE REG.} \\
\hline \multirow[b]{2}{*}{OPERATIONS} & \multirow[b]{2}{*}{MNEMONIC} & \multicolumn{3}{|r|}{IMPLIED} & & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline & & OP & \(\sim\) & \# & & H & 1 & N & \(z\) & \(v\) & c \\
\hline Clear Carry & CLC & OC & 2 & 1 & \(0 \rightarrow \mathrm{C}\) & - & - & - & - & \(\bullet\) & R \\
\hline Clear Interrupt Mask & CLI & OE & 2 & 1 & \(0 \rightarrow 1\) & - & R & - & - & - & - \\
\hline Clear Overflow & CLV & OA & 2 & 1 & \(0 \rightarrow \mathrm{v}\) & - & - & - & - & R & - \\
\hline Set Carry & SEC & 00 & 2 & 1 & \(1 \rightarrow \mathrm{c}\) & - & - & - & - & - & s \\
\hline Set Interrupt Mask & SEI & OF & 2 & 1 & \(1 \rightarrow 1\) & - & s & - & - & - & - \\
\hline Set Overflow & SEV & OB & 2 & 1 & \(\mathrm{t} \rightarrow \mathrm{V}\) & - & & - & - & s & - \\
\hline Acmitr \(A \rightarrow\) CCR & TAP & 06 & 2 & 1 & \(A \rightarrow C C R\) & & & & & & \\
\hline CCR \(\rightarrow\) Acmltt \(A\) & TPA & 07 & 2 & I & \(C C R \rightarrow A\) & - & - & & & - & - \\
\hline
\end{tabular}

\section*{CONDITION CODĖ REGISTER NOTES:}
```

(Bit set if test is true and cleared otherwise)
Test:}\mathrm{ Result =10000000
Test: Result = 00000000?
(Bit V) Test: Operand = 10000000 prior to execution?
(Bit V) Test: Operand =01111111 prior to execution?
(Bit V) Test: Set equal to result of N\oplusC after shift has occurred.
(Bit N) Test: Sign bit of most significant (MS) byte =1?
(Bit V) Test: 2's complement overflow from subtraction of MS bytes?
(Bit N) Test: Result less than zero? (Bit 15 = 1)
(All) Load Condition Code Register from Stack. (See Special Operations)
(Bit I) Set when interrupt occurs. If previously set, a Non-Maskable Interrupt is required to exit the wait state,
12 (All) Set according to the contents of Accumulator A.

```

\section*{APPENDIX B}

\section*{BINARY-TO-BCD CONVERSION}

A standard technique for binary-to-BCD conversion is that of the Add 3 algorithm. Figures B1 and B2 show a flow diagram and example of this algorithm. The technique requires a register containing the N -bit binary number and enough 4 -bit BCD registers to contain the maximum equivalent \(B C D\) number for the initial binary number. The conversion starts by checking each BCD register for a value of 5 or greater. If this condition exists in one or all of these registers (initially this condition cannot exist), then a 3 is added to those registers where this condition exists. Next the registers are shifted left with the carry out of the previous register being the carry in to the next register. Again each BCD register is checked for values of 5 or greater. This sequence continues until the registers have been shifted N times, where N is the number of bits in the initial binary word. The \(B C D\) registers then contain the resulting \(B C D\) equivalent to the initial binary word. The example in Figure B2 starts with an 8 -bit binary word consisting of all " 1 's." This word is converted to the BCD equivalent of 255 by this technique. After 8 shifts the last binary bit has been shifted out of the binary register and the hundreds, tens, and units registers contain a 255 .

Figure B3 shows an MC6800 software routine for performing this technique of binary to BCD conversion. The initial binary number is a 16 -bit number and occupies memory locations MSB and LSB; this binary number is converted to the equivalent BCD number in memory locations TENTSD, HNDTHD and UNTTEN. Each of these memory locations contains two BCD digits. Eightythree memory locations are required for program storage with a maximum conversion taking 1.8 ms .


FIGURE B1 - Binary to BCD Conversion Flow Diagram


FIGURE B2 - Binary to BCD Conversion

FIGURE B3 - Binary-to-BCD Conversion Software (Page 1 of 2)


ECD RESULTS
UNITS AND TENS DIGITS HUNIDREDS FHAN THDUSANDS TENS OF THOUSFMIS DIGIT


FIGURE B3 - Binary-to-BCD Conversion Software (Page 2 of 2)

\section*{AN-764}

\section*{A FLOPPY DISK CONTROLLER USING THE MC6852 SSDA AND OTHER M6800 MICROPROCESSOR FAMILY PARTS}

\author{
Prepared by:
}

Larry A. Parker
Semiconductor Systems Engineering

This application note describes a floppy disk controller based on the M6800 family of parts. It uses the Synchronous Serial Data Adapter (SSDA) as the primary data interface with the MPU and does not require DMA for transfer of data to and from memory. A Peripheral Interface Adapter (PIA) controls all non-date related operations in the controller (including seek, drive selection, etc.).

\section*{A FLOPPY DISK CONTROLLER USING THE MC6852 SSDA AND OTHER M6800 MICROPROCESSOR FAMILY PARTS}

\section*{INTRODUCTION}

With the introduction of the MC6852 SSDA, the task of interfacing synchronous serial peripherals such as floppy disks, tape cassettes or cartridges, and bi-sync or HDLC data channels, has been reduced significantly

Described in this application note is an efficient and flexible floppy disk controller design. Various features of this design include:
- Controller operates one to four daisy-chained drives
- Four drive radial configuration possible with additional multiplexing
- Flexible drive interfacing
- MPU controls data transfer allowing:
- Store only desired data from a sector into memory
- Search disk for pattern match without transferring data into memory until pattern is found
- Read or write entire track in one revolution; consecutive tracks on consecutive revolutions
- DMA not required when using host MPU
- Interrupt MPU system operations on address mark match to start operations, allowing increased throughput
- Seek interlaced with R/W when using radial configuration
- Hard or soft sectoring
- IBM or user programmable sync patterns and format
- Write format blank disks
- Cost competitive
- Effective use of MPU leaves time available for additional tasks (see Table 1).
- Low parts count

Controller: (MPU and RAM shared with system)
\begin{tabular}{|c|c|}
\hline \multirow[t]{4}{*}{Formatter} & 14 TTL SSI, MSI Devices \\
\hline & 1 SSDA \\
\hline & 1 PIA \\
\hline & 1 CRCCG \\
\hline Data Recovery & 5 TTL + filter SSI, MSI \\
\hline & Devices \\
\hline \multicolumn{2}{|l|}{Drive Interface} \\
\hline Buffers and- & 5-10 TTL/CMOS Devices \\
\hline Receivers & + Termination \\
\hline MPU System & 2-5 TTL/Three-state Devices \\
\hline Interface & \\
\hline
\end{tabular}

The disk controller system consists of four basic blocks as shown in Figure 2. The PIA serves as the interface to the drive controls. There are 16 available PIA lines which allow a wide variety of drive configurations. The remaining four lines are used internal to the controller. The clock is separated from the raw disk data by the phase-locked loop data recovery block. The SSDA has the responsibility of synchronizing read/write operations and serializing/ deserializing the data. Error detection and system clock functions are performed by the CRCC and clock control logic block.

The MPU has essentially complete software control over the system. Mechanical drive functions and status

TABLE 1
\begin{tabular}{|c|c|c|}
\hline Function & Conditions IBM Format & Microprocessor Processing Time Available for Non-Floppy Operations \\
\hline Consecutive Sector R/W on Multiple Tracks & Processing non-floppy operations allowed only between sectors & \begin{tabular}{l}
1 ms between sectors
\[
=25 \mathrm{~ms} \quad 21.6 \%
\] \\
11 ms at Index
\end{tabular} \\
\hline Read or Write a Single Sector & Processing non-floppy operations allowed while R/W the sector; a \(44 \mu \mathrm{~s}\) R/W loop is assumed for 2 bytes of data & \[
\begin{aligned}
& 52 \mu \mathrm{~s} \text { block available } \\
& \text { each } 192 \mu \mathrm{~s} 43.7 \% \\
& 42 \cdot 52 \mu \mathrm{~s}=2.184 \mathrm{~ms}
\end{aligned}
\] \\
\hline Consecutive Sector R/W on Multiple Tracks & Processing non-floppy operations allowed while R/W a sector and between sectors as above & See above 65.3\% \\
\hline Search for Sector & Assume \(250 \mu \mathrm{~s}\) to Read and Test ID block for match after Sync Interrupt & \(1.00-3.9 \mathrm{~ms} / \mathrm{rev} \quad 96.1 \%\) \\
\hline Search for Track & Assume \(50 \mu\) s to process track info for each step & \[
\begin{gathered}
1.00-50 \mu \mathrm{~s} / \\
167 \mathrm{~ms}
\end{gathered} \quad 99.97 \%
\] \\
\hline
\end{tabular}
such as step, step direction, head load, ready, write enable, etc. are controlled and monitored in software by the MPU via the PIA. SSDA data transfer operations are initialized and supervised with MPU instructions. Due to the PIA, SSDA and system hardware configuration, programming can be kept simple and effective with a minimum of software overhead. Basic driver routines can be



FIGURE 2-Floppy Disk Controller Block Diagram

written with fewer than 600 bytes of code. Operating systems suitable to most user needs can be done within two to four kilobytes.

Specific descriptions of the data recovery circuit and read and write operations are discussed in the following pages. Simplified logic diagrams are used in the circuit descriptions. The actual system schematic is shown in Figure 1.

It is important to be familiar with the operation of the SSDA, PIA and the IBM 3740 format in order to understand the controller design. A review of the MC6820 and MC6852 data sheets is recommended. A discussion of drive interfacing and IBM format can be found in the M6800 Microprocessor Applications Manual. A description of the software drivers and the software for the controller is available upon request.

\section*{DATA RECOVERY CIRCUIT DESCRIPTION}

The raw data from the drive (clock and data) is terminated and buffered before clocking the first D.flip-flop (Figure 3-B and Figure 4-B). Flip-Flops 1 and 2 generate a negative pulse 1 VCO period wide (Figure 3-D and Figure 4-D) which is used to load the reference counter with 9 and to set the data flip-flop 3 .

IBM 3740 data can have only one consecutive pulse missing in the stream. By loading the reference counter with 9, Q3 will have a positive transition within 15 VCO periods generating a clock edge even if the data pulse is missing (Figure 3-E and Figure 4-E). Carryouts will occur every \(2 \mu \mathrm{~s}\left(16 / \mathrm{f}_{\mathrm{O}}\right)\), nominally providing a fundamental reference for the frequency/phase detector (Figure 3-F and Figure 4-F). The variable input to the frequency/ phase detector is generated by dividing \(f_{0}\) by 16 , using the carryout to give a pulse similar in duration to the reference.

Negative transitions on Q3 are inverted and clock flipflop 3, whose output goes low (Figure 3-G, H and Figure 4-G, H). If a data pulse is present, the flip-flop is set by pulse from flip-flop 2 (Figure 3-D, Figure 4-D). If no data pulse is present, the output of flip-flop 3 remains low until set by a data pulse which must occur within \(32 \mu\) s of the last one. The output of flip-flop 3 is then clocked one Q3 period later by Q 3 to generate the NRZ data required by the formatter circuitry (Figure 3-J, Figure 4-J).

The 8 -bit shift register provides \(16 \mu\) s delayed data which is fed to the CRCCG. The SSDA clocks in 8 bits of data at 500 kHz before sync occurs and the read operation starts; because the sync data is included in the CRCC permutation, this sync data must be included in the CRCC field.

Phased-locked loop design is described in Motorola Application Note AN-535.

\section*{READ OPERATION}

The sync code register of the SSDA is used to synchro-
nize read operations by testing the incoming data stream, clocked at 500 kHz (2X clock), for the first half clock and data pattern of the desired address mark. When a match is found, the external circuitry is released by the Sync Match (SM) output and the second half of the address mark (clock and data) is read from the SSDA Rx FIFO (when it becomes available) and tested for a match with the desired type. If it does not match the sequence is restarted. If the second half of the address mark matches, the desired data transfer is initiated. The external circuitry switches the SSDA read clock to 250 kHz ( 1 X clock) after the second half of the address mark has been received so that only the data portion of the remaining Rx FIFO information is recovered. The external circuitry also controls the CRCC generator (CRCCG) timing so that only the data portion of the recovered information is clocked into the generator.

After the data block has been transferred, the CRCC status is made available to the MPU for \(32 \mu \mathrm{~s}\) at a PIA peripheral line.

\section*{READ DATA LOGIC}

Figure 5 is a simplified logic diagram of the read data logic. Figure 6 is a timing diagram which shows the signal timing relationship when a read operation is begun.

This explanation of the read data logic assumes that system initialization has been completed. This includes the completion of the seek and head load operation. The enable read line is set and the formatter reset line has been toggled to reset the sync match latch and set the switch clock rate latch. These two previous operations are initiated in software and are executed via the system Peripheral Data Adapter (PIA). Initialization of the Synchronous Serial Data Adapter, SSDA, has been completed as described in the SSDA Read Preparation section.

Raw serial data is processed by the data recovery circuit which provides the separated read data and 500 kHz clock to the read data logic, Figure 5-A, B and Figure 6-A, B.

The 500 kHz clock from the data recovery circuit is inverted, delayed and then fed to the SSDA read clock input (RxD), via combinational AND/OR selector logic controlled by the switch clock rate latch, Figure 5, Figure 6-C. Inverting the clock provides the correctly phased positive transition to load the read data in the SSDA receiver shift register. The delay ( 4 inverters) is necessary to prevent a possible timing glitch which will be discussed later. The \(500 \mathrm{kHz}, 2 \mathrm{X}\) clock rate will load the receiver register with both clock and data bits from the read data line.

When the bit pattern loaded in the receiver shift register is equal to the pattern present in the SSDA sync code register, the SSDA synch match output, SM, will go high for one read clock period, Figure 6-D. When the sync match occurs, the SSDA receive data FIFO is internally enabled and will begin to store the read data, Figure 6-D.

FIGURE 3-Data Recovery Circuit


FIGURE 4-Data Recovery Timing



FIGURE 6-Read Data Logic Timing Diagram


The clock and data bit pattern used for sync match with the IBM 3740 format is a hex F5. The example in Figure 6-B shows the ID address mark which has the clock and data bit pattern of Hex F5 7E. Sync match will also occur with the data address mark which is Hex F5 6F. The sync code F5 portion of either address mark will not be stored in the receiver FIFO. The second half of the address mark, 7 E or 6 F will be the first byte of data stored.

The first positive transition of the 500 kHz clock occurring while the sync match output is high will set the sync match latch, Figure 5-E, Figure 6-E. The Q output of the sync match latch will enable the \(\div 16\) counter. After eight counter counts, Figure 6-F, Q3 of the \(\div 16\) will reset the switch clock rate latch, Figure 6-G, H. As mentioned previously, the clock rate latch controls the AND/OR selector and, at this time, the 250 kHz clock rate, \(\div 16-\mathrm{Q} 0\), Figure \(6-\mathrm{C}\), is selected and fed to the SSDA read clock. Because the \(\div 16\) counter and clock rate latch are both synchronized with the 500 kHz clock, the delay in the 500 kHz read clock is necessary to guarantee that the AND/OR selector is switched before the next positive transition of the 500 kHz read clock at the clock rate switch point, Figure \(6-\mathrm{C}\). After the clock rate has been switched, the delay is no longer needed. The read data is now being clocked into the SSDA receiver register at a 250 kHz rate so that only the data bits will be loaded. The eight count delay between the sync match and clock rate switch point allows the second half of address mark to be clocked into the SSDA receive data FIFO register at the 2 X clock rate.

The receive data FIFO will now continue to fill with data bits clocked in at the 250 kHz read clock rate. As described in the MC6852 SSDA data sheet, the Receiver Data Available (RDA) bit in the SSDA status register will be high when data is available in the last 2 locations of the Rx Data FIFO. The read data can now be read from the SSDA via the system parallel data bus.
The read operation will continue at the 250 kHz read clock rate until terminated or reset with software.

\section*{CRC READ ERROR CHECK LOGIC}

Figure 7 is a simplified logic diagram of the read data logic. Figure 8 is a timing diagram which shows the signal timing relationship when a CRC read operation is begun.

This explanation of the CRC read logic assumes that the read operation is initialized and is running as described in the Read Data Logic discussion. The reset latch has been toggled which presets the MC8506 CRCCG, and resets the sync match latch. This is done with software via the PIA. Familiarity with the MC8506 Polynomial Generator (Cyclic Redundancy Check Character Generator) data sheet is assumed.

Separated data and the 500 kHz clock are provided to the CRC logic from the data recovery circuit, Figure 7-A, B and Figure 8-A, B. These data and clock signals are the same as those received by the Read Data Logic, Figure 5-A, B and Figure 6-A, B, except that they are delayed 16 \(\mu \mathrm{s}\) by the eight-bit shift register.

When SSDA sync code match occurs, the SSDA sync match line goes high, Figure 7-C, Figure 8-C. The first positive edge of the 500 kHz clock during sync match sets the sync match latch which enables both the \(\div 16\) counter and the MC8506 CRCCG, Figure 7-D, Figure 8-D, E, F The 250 kHz clock \(\div 16 \overline{\mathrm{Q} 0}\), is now fed to the CRCCG, Figure 8-E

At the 250 kHz clock rate, only the data bits from the read data are loaded into the CRCCG. The data presented to the CRCCG is delayed eight bits (four data bits), behind the read data, Figure 8-B, G. This allows the CRCCG to receive the first half of the address mark which occurs just before the sync match and before the CRCCG is enabled. The first half of address is included in the cyclic permutation of data bits which generate the two CRC bytes. Two CRC bytes append every ID and data field.

If the complete address mark and ID or data field has been read correctly, the CRCCG All Zero line will go low after the last CRCC byte for that field has been read, Figure 8 -H, G. The positive transition of the \(\div 16\) Q3 output will reset the CRCC \(=0\) latch, Figure 8-F, H, I. The \(\mathrm{CRCC}=0\) latch Q output will remain low until clocked again one byte time later by \(\div 16 \overline{\mathrm{Q} 3}\), Figure \(8-\mathrm{F}, \mathrm{I}\). The software test for a CRCC error must be made during that one byte time which immediately follows the last CRCC byte. (The CRCC \(=0\) latch Q output is read by the software through the PIA). If a detectable read error occurs, the All Zero line will not go low and the \(\mathrm{CRCC}=0\) latch will remain high during the one byte test time.

After completing a CRC check of a single ID field or data field, the CRC read error logic must be reinitialized before reading the next field by pulsing the Formatter Reset line.


FIGURE 8-CRC Read Error Check-Timing Diagram


\section*{SSDA PREPARATION FOR READ}

Table 2 summarizes the necessary sequence of SSDA register programming steps for a read operation. A further explanation of SSDA Register programming is summarized in Table 1 of the SSDA data sheet.

In this particular system, hardware chip selects with direct addressing are used to access the SSDA. Specifically, writing into hex address 00 will select Control Register 1, CR1. Writing into the next address, hex 01, will access the CR2, CR3 or the Sync Code Register as selected with CR1. The SSDA Status Register is read by reading from hex address 00 . Data is read from hex 01. As described in the SSDA data sheet, the Sync and Control Registers are write only. Status and Data Registers are read only.

In Table 2, Step 1, SSDA Control Register 1, CR1, is addressed and set to inhibit Receive, Transmit, and Sync, and CR3 is selected. Step 2 loads CR3 to prepare the SSDA for the one character internal sync mode. Step 3 returns to CR1 and selects the Sync Code Register. The sync code hex F5 is loaded into the Sync Code Register in Step 4. These first four steps are required only once per read operation.

Steps 5 through 11 must be carried out before each new field is read. Step 5 sets CR1 to select CR2. Step 6 then loads CR2 to prepare the SSDA for eight bit word transfer, two byte RDA, and to inhibit the sync match output. Step 7 enables the receiver. In Steps 8 and 9, PIA Data Register B is addressed and set to enable read and toggle the read logic reset latch. Step 10 enables the internal sync and selects CR2. The sync match output is enabled in Step 11.

In Step 12, the SSDA Status Register is read and the RDA bit is tested. A high RDA indicates two bytes of data are ready and can be read from the Data Register as in Step 13.

The SSDA must be programmed in the proper sequence to avoid several non-obvious errors. A combination of the receiver reset mode and reading gap can cause a false sync match if the receiver is not enabled before the sync. The Receiver Shift Register, when reset, is actually set to all ones or hex FF. Gap read at the 2 X rate will appear as alternating zeros and ones or hex 55 . If a half byte of gap is clocked into the Receiver Shift Register, the contents of the register will be hex F5, the sync code. Enabling the receiver before enabling the sync allows hex FF to be clocked out of the register while sync is inactive. The reset latch must also be toggled before enabling the sync. This switches the read logic back to the 2 X read clock and prevents a possible false sync match with data at the 1 X rate.

\section*{WRITE OPERATION}

The transmitter underflow (TUF) output is used to synchronize write operations by resetting the external \(\div 16\)
bit counter while writing the pre-address mark gap from the sync code register at 500 kHz ( 2 X clock). After counting 11 TUF's, 5-1/2 bytes of gap, the first half of the desired AM is stored in the Tx FIFO.

When the first half of the address mark (C \& D) enters the Tx Shift register, no TUF output will occur releasing the external hardware sequence. The second half of the address mark ( \(\mathrm{C} \& \mathrm{D}\) ) is then stored in the Tx FIFO, followed by the data to be transferred to the disk. The external hardware switches the SSDA Tx Clock to 250 kHz ( 1 X clock) after the address mark is written and clocks the data portion of the information into the CRCCG. When the data transfer is complete, two dummy bytes are stored in the FIFO while the Frame Check Sequence (FCS) is appended by the CRCCG on command from the MPU via a PIA peripheral line. The Sync Code Register is loaded with the postamble which will be written at 1X clock after the FCS has been appended and the first TUF has occurred. The sync code register is then loaded with the 2 X gap clock and data pattern which will be written after the second TUF which switches the SSDA clock back to the 2 X mode. Write current to the drive is controlled by the MPU via a PIA peripheral line and is initialed at the start of the pre-address mark gap and terminated after the postamble byte for all but write format operations where it is held on for the entire track.

The Formatter Reset line must be pulsed prior to the next formatter operation to initialize the sequencer logic. During write format operations, this will not cause a gap glitch since the formatter has already switched back to the 2 X clock.

\section*{WRITE DATA LOGIC}

The synchronization of the write logic with the SSDA is accomplished by the transmitter underflow (TUF) output of the SSDA. This line is inverted and fed to the \(\div 16\) bit time counter and to the enable CRCC flip flop (Figure 9). The first TUF resets the \(\div 16\) bit counter. The Q3 output of the bit counter, which is clocked by the inverted write oscillator ( 500 kHz ), is used to clock the enable CRCC flip-flop. As long as TUF's are present, the \(\div 16\) bit counter will be reset prior to its Q3 going high, preventing the enable CRC flip-flop from being clocked from its reset state (Figure 9-E, Figure 10-E). The first TUF missing at bit 7 time is clocked through the enable CRCC flip-flop, enabling the CRCC generator CRCCG (Figure 9-E, Figure 10-E) and allowing the switch clock rate flop to be clocked from its reset state by the next positive transition of Q3 (Figure 9-E, Figure 11-E). The switch clock rate flip-flop's outputs (Figure 9-H, Figure 11-H) toggle after the 16 bits of address mark clock and data information have been transmitted by the SSDA at 500 kHz . The SSDA Tx Clock (Figure 9-I, Figure 11-I) is then switched from the 500 kHz write oscillator to the 250 kHz Q0 output of the \(\div 16\) bit counter by the switch clock flip-flop's outputs combined with the AND/OR

TABLE 2 - SSDA PREPARATION FOR READ
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Step} & \multirow[t]{2}{*}{\[
\frac{\text { Register }}{\text { Address }}
\]} & \multirow[b]{2}{*}{R/W} & \multicolumn{8}{|c|}{Data} & \multirow[b]{2}{*}{Function \& Comments} \\
\hline & & & D7 & D6 & D5 & D4 & D3 & D2 & D1 & D0 & \\
\hline \multirow[t]{2}{*}{1} & SSDACR CR1 & & R×Rs & Tx Rs & Strip Sync & Clear Sync & TIE & RIE & AC1 & AC2 & \multirow[t]{2}{*}{} \\
\hline & 00 & w & 1 & 1 & 0 & 1 & 0 & 0 & 1 & 0 & \\
\hline \multirow[t]{2}{*}{2} & \[
\begin{aligned}
& \text { SSDADR } \\
& \text { CR3 }
\end{aligned}
\] & & Intrn Sync & 1 Sync Char & Clear CTS & Clear TUF & \(\times\) & \(\times\) & x & \(\times\) & \multirow[t]{2}{*}{1 Sync Character Internal Sync Clear: \(\frac{\text { TUF }}{\text { CTS }}\)} \\
\hline & 01 & w & 0 & 1 & 1 & 1 & 0 & 0 & 0 & 0 & \\
\hline \multirow[t]{2}{*}{3} & \[
\begin{aligned}
& \text { SSDACR } \\
& \text { CR1 }
\end{aligned}
\] & & Rx Rs & Tx Rs & \begin{tabular}{l}
Strip \\
Sync
\end{tabular} & Clear Sync & TIE & RIE & AC1 & AC2 & \multirow[t]{2}{*}{Select Sync Code Register} \\
\hline & 00 & w & 1 & 1 & 0 & 1 & 0 & 0 & 0 & 1 & \\
\hline \multirow[t]{2}{*}{4} & SSDADR Sync Code Reg & & D7 & D6 & D5 & D4 & D3 & D2 & D1 & D0 & \multirow[t]{2}{*}{Set Sync Code to hex F5} \\
\hline & 01 & w & 1 & 1 & 1 & 1 & 0 & 1 & 0 & 1 & \\
\hline \multirow[t]{2}{*}{5} & \[
\begin{aligned}
& \text { SSDACR } \\
& \text { CR1 }
\end{aligned}
\] & & Rx R s & Tx Rs & Strip Sync & Clear Sync & TIE & RIE & AC1 & AC2 & \multirow[t]{2}{*}{Select CR2} \\
\hline & 00 & w & . 1 & 1 & 0 & 1 & 0 & 0 & 0 & 0 & \\
\hline \multirow[t]{2}{*}{6} & SSDADR CR2 & & PC1 & PC2 & 2 Byte RDA & ws 1 & WS2 & ws3 & Tx Syn & EIE & \multirow[t]{2}{*}{Inhibit SM 2-Byte RDA 8-Bit Word} \\
\hline & 01 & w & 1 & 1 & 0 & 1 & 1 & 0 & 0 & 0 & \\
\hline \multirow[t]{2}{*}{7} & \[
\begin{aligned}
& \text { SSDACR } \\
& \text { CR1 }
\end{aligned}
\] & & Rx & Tx Rs & Strip Sync & Clear Sync & tie & RIE & AC1 & AC2 & \multirow[t]{2}{*}{Enable Read} \\
\hline & 00 & w & 0 & 1 & 0 & 1 & 0 & 0 & 0 & 0 & \\
\hline \multirow[t]{2}{*}{8} & PIADRB & & \[
\underset{(\mathrm{In})}{\mathrm{CRC}}=0
\] & \[
\begin{gathered}
\text { Int } \\
\text { Sync } \\
\text { (In) }
\end{gathered}
\] & Shift CRC (Out) & Index Drive (In) & x & Enable Read (Out) & Enable Write (Drive) & Reset (Out) & \multirow[t]{2}{*}{\begin{tabular}{l}
Enable Read Logic \\
Toggle Reset High
\end{tabular}} \\
\hline & 05 & w & 0 & 0 & 0 & 0 & 0 & 1 & 1 & 1 & \\
\hline \multirow[t]{2}{*}{9} & PIADRB & & & & & & & & & & \multirow[t]{2}{*}{Toggle Reset Low} \\
\hline & 05 & w & 0 & 0 & 0 & 0 & 0 & 1 & 1 & 0 & \\
\hline \multirow[t]{2}{*}{10} & SSDACR
CR1 & & R \(\times\) & Tx R s & Strip Sync & Clear Sync & TIE & RIE & AC1 & AC2 & \multirow[t]{2}{*}{Enable Sync Select CR2} \\
\hline & 00 & w & 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & \\
\hline \multirow[t]{2}{*}{11} & \[
\begin{aligned}
& \text { SSDADR } \\
& \text { CR2 }
\end{aligned}
\] & & PC1 & PC2 & 2 Byte RDA & wS1 & wS2 & ws3 & \[
\begin{aligned}
& \text { Tx } \\
& \text { Sync }
\end{aligned}
\] & EIE & \multirow[t]{2}{*}{Enable SM Output} \\
\hline & 01 & w & 1 & 0 & 0 & 1 & 1 & 0 & 0 & 0 & \\
\hline \multirow[t]{2}{*}{12} & \begin{tabular}{l}
SSDASR \\
Status Reg
\end{tabular} & & RDA & tDRA & DCD & \(\overline{\text { CTS }}\) & TUF & \(\mathrm{R} \times \mathrm{D} \vee \mathrm{R}\) & PE & IRQ & \multirow[t]{2}{*}{Test RDA for 2 Bytes Ready} \\
\hline & 00 & R & \(0 \rightarrow 1\) & \(\times\) & x & x & \(\times\) & \(\times\) & x & x & \\
\hline 13 & \[
\underset{01}{\text { SSDADR }}
\] & R & 0 & 1 & 1 & 1 & 1 & 1 & 1 & 0 & \begin{tabular}{l}
Read Data \\
Exp: \(7 E_{16}=2\) nd \(1 / 2\) IDAM
\end{tabular} \\
\hline
\end{tabular}
logic. The switch clock rate flip-flop's outputs also control the selection of 2 X write data and clock or 1 X write data and clock being fed to the write data formatting circuit (Figure 9-R).

The CRCCG has been clocked from the first missing TUF by the \(\div 16 \mathrm{Q} 0\) output so that only the data portion of the transferred information is accumulated during the write data operation, including the data portion of the address mark (Figure 9-D, Figure 10-D).

Once the last data byte has been transferred from the SSDA's Tx FIFO into the Tx Shifter, the MPU enables the shift CRCC line via the PIA (Figure \(13-\mathrm{K}\) and \(14-\mathrm{K}\) ). This signal is then clocked by the next positive transition of Q3 at the end of the last data byte. The shift CRCC command to the CRCCG is then delayed \(1 \mu \mathrm{~s}\) (Figure 13-P, S, A; Figure 14-P, S, A; Figure 15-P, S, A) by the write oscillator clock to allow for the last data bit to be transferred into the CRCCG registers before switching into the shift mode.

Two dummy data bytes are written from the SSDA while FCS is being appended to the data field. This allows the MPU to keep track of the FCS status and disable the Shift CRCC command at the proper time, i.e., while the last dummy byte is to be shifted out of the SSDA. The disable shift CRCC command is clocked by the positive transition of Q3 at the end of the second dummy byte and is again delayed \(1 \mu\) s before reaching the CRCCG. This switches the CRCCG data out back to the SSDA TxD.

When the last bit of the second dummy byte is being
transmitted, a TUF occurs indicating that the Tx FIFO is empty and the content of the sync code register will be transmitted next. The sync code register was previously loaded with the 1X postamble data field and it will immediately follow the FCS field. The first TUF following the FCS is clocked by the positive transition Q3 to disable the CRCCG (Figure 13-C, E, F; Figure 16-C, E, F) starting the write termination sequence. The next positive transition of Q3 restores the clock to the 2 X mode which allows the second TUF to reset the \(\div 16\) bit counter (Figure 13-F, H, N; Figure 16-F, H, N). While the postamble is being written, the sync code register is loaded with the 2 X gap clock and data pattern which will be written until the FIFO is loaded with the next address mark restarting the operation or the transmitter section is reset by software. Using this technique, the entire track may be formatted without write current to the drive being shut off and without any glitches at the switchover points.

TUF's may be counted to determine gap sizes when write formatting the disk.

The write data format logic takes the NRZ clock and data information (Figure \(9-R\) and Figure 12-R) and generates the raw unseparated clock and data format required by the drive electronics (Figure \(9-\mathrm{M}\) and Figure 12-M). The NRZ data is clocked and delayed for one-half a write oscillator period (Figure 9-L and Figure 12-L) to remove any delays generated in the previous logic. The inverted and delayed NRZ data is NANDed with the 500 kHz write oscillator (Figure 9-A and Figure 12-A) to generate the -Write Data for the drive electronics.

\section*{ACKNOWLEDGEMENT}

Special appreciation is given to Mark Eidson who is responsible for the original text of this article. Also, credit and thanks for initial circuit design are given to Mark Eidson and Tom Daly.

FIGURE 9-Write Synchronization Simplified Circuit Diagram


FIGURE 10-Write Synchronization Timing Diagram
C


FIGURE 12-Write Data Format Timing



FIGURE 14-Write CRCC Timing Diagram



FIGURE 16-Write Termination Timing Diagram


\section*{MEK6800D2 MICROCOMPUTER KIT SYSTEM EXPANSION TECHNIQUES}

Prepared By
Wayne Harrington
Microprocessor Applications/Systems Engineering

The bus architecture of the MEK6800D2 Kit Microcomputer provides straightforward design options for memory or I/O port expansion. This note outlines techniques for interfacing an 8 K or 16 K memory array with the kit. A technique is also outlined whereby a data terminalbased ROM monitor such as MINIBUG may co-reside with the basic kit ROM JBUG Monitor. The resulting twomonitor system allows the user to switch between either the JBUG I/O port or the MINIBUG I/O port for moving data to and from RAM.

\section*{MEK6800D2 MICROCOMPUTER KIT SYSTEM EXPANSION TECHNIQUES}

\section*{INTRODUCTION}

The Motorola MEK6800D2 kit microcomputer system (hereafter referred to as MEK/D2) is a complete computer requiring only a +5 V power supply to begin microprocessor evaluation. It features a hexadecimal keyboard for data and command entry and sevensegment LED array for data display. In addition, the MEK/D2 provides an audio cassette I/O data transfer capability. Figure 1 presents a functional block diagram of the basic system. The intent of this note is to describe some useful system expansion techniques which exploit the architecture of MEK/D2 computer. This note is intended to supplement the information provided in the MEK/D2 manual and is divided into sections which discuss memory expansion, data I/O port expansion and expanded system application considerations.

Off-board memory expansion involves only minor changes in addressing and control logic plus certain elementary control-handshake logic to support both dynamic memory arrays and provide MPU control for slow memory arrays.

The inclusion of an I/O port to add data terminal communication in addition to the keyboard module function is accomplished by inserting control logic which converts MEK/D2 into a dual-monitor microcomputer system. This modification allows the basic MEK/D2 JBUG monitor ROM and its ACIA to coreside with a MINIBUG ROM/ACIA combination. The JBUG-ROM/ACIA pair support keyboard and audio cassette data I/O transfer while MINIBUG, along with its ACIA, supports RS-232 or current loop-configured data terminals. Each ROM/ACIA pair may be manually initialized or software-accessed from the user program.

The capability to select, initialize, or address locations in either monitor ROM at will provides useful system application benefits. These include moving data between various storage media, directly addressing proven subroutines in either ROM from user program and manually selecting either monitor as desired to exploit the most useful commands of each during a software or system development phase. These modifications convert the MEK/D2 into a powerful software development tool.

\section*{RANDOM ACCESS MEMORY EXPANSION}

\section*{Functional Design}

The basic MEK/D2 Microcomputer Module provides for a maximum of 512 bytes of On-Board static RAM. Expansion for additional memory is accomplished by providing address and data bus buffers as well as some Off-Board control logic.

Figure 2 presents a functional block diagram summary of the supplemental logic necessary to support Off-Board memory expansion. Shaded blocks represent logic available with the basic MEK/D2 system. This convention holds for all schematics and diagrams in this note

Certain static RAMs require up to 100 ns of data hold following chip deselect. The 10 ns data hold specified for the MC6800 MPU is insufficient to meet this requirement. The data bus enable (DBE) stretch network shown must be added if this type of RAM is utilized in the OffBoard expansion array. The Memory Control Handshake Logic provides control and timing signals between logic resident on Off-Board memory systems and the MPU clock module. Data transceivers, with a control logic block, are required to buffer bidirectional data to the Off-Board memory array as shown. The block labled "Array Select Decoder" represents logic for converting high-order address decode signals to Memory-Block enabling signals. These activitate either the On-Board or Off-Board array within the appropriate addressing range of a memory reference instruction.

\section*{Logic Design}

Figure 3 shows a network which exploits the propagation delay of non-inverting CMOS buffers to generate a "stretched" \(\phi 2\) for processor and peripheral data bus enable. This network delays the falling edge of DBES approximately 125 ns with respect to DBE. This meets the data hold time requirement of most static RAMs. Trim capacitor \(C_{t}\) may be added for fine adjustments to account for device variations in accordance with the equation shown.

Memory Control Handshake Logic is shown in Figure 4. Clocked latches E17A and E17B provide signals to control either dynamic memory refresh or slow-memory access on a synchronous basis with respect to MPU timing.


FIGURE 1 - MEK6800D2 Block Diagram


FIGURE 2 - MEK/D2 Memory Expansion Logic Block Diagram


FIGURE 3 - DBE Stretch Network for Memories
with Non-Zero Data Hold Time Requirement

Dynamic memory cells store data in the form of electronic charge on the capacitance inherent in MOS transistor junctions. This charge must be periodically "refreshed." This is accomplished in most dynamic memories by performing a "dummy" read or write operation on each cell. In the case of the 8 K Dynamic RAM Module (MEX6815-3), complete memory refresh is accomplished by a modified internal read operation on each of 32 columns once every \(64 \mu \mathrm{~s}\). (memory
system organization is 128 rows X 32 columns). The columns are accessed by an address multiplexer which is pulsed by the Refresh Grant (RG) handshake signal once every \(64 \mu\) s.

The power-up reset network, composed of E9 and E4D, sets latch E17A on power-up to insure a proper initialization of the refresh-handshake logic. E9 also automatically initializes the MPU system on power-up by pulsing E6/12.


FIGURE 4 - Memory Control Handshake Logic

Figure 5 presents an example of refresh-handshake timing between latch E17A and logic on a dynamic memory system. The latch is clocked by AND-gate output \(\mathrm{C}_{\mathrm{A}}\). The first low-to-high transistion of \(\mathrm{C}_{\mathrm{A}}\) (pulse 1) following time-out of the refresh-period one-shot (8602) samples the logical zero state appearing at the D input of E17A. This state and its complement are transferred by the rising edge of \(\mathrm{C}_{\mathrm{A}}\) to the Q and Q outputs of E17A as the signals Hold 1 and Refresh Grant (RG), respectively. The resultant falling edge of RG retriggers
the 8602 to start a new timing cycle as shown in the diagram. This action returns the Request Refresh (RR) signal to logical one. This is sampled by the low-to-high transition of \(\mathrm{C}_{\mathrm{A}}\), which returns Hold 1 high. The resulting Hold 1 signal applied to the H1 input of the MPU clock module is correctly phased to meet H1 set-up and release time requirements and "freezes" the MPU clock in the phase relation shown. The resulting RG pulse automatically increments the refresh address counter for the next refresh cycle.


FIGURE 5 - Memory Refresh Handshake Logic and Waveforms

Figure 6 presents a typical example of slow memory control with handshake-timing between latch E17B and memory control logic on a slow memory board. Slow memory control signals are required to account for memories (or peripherals) whose access times are in the range of 540 to 4500 ns . The control signals provide proper slow memory data acquisition by freezing the MPU clock. This effectively allows the MPU to "wait" for memory data to return and still meet the maximum MPU bus memory access time specification of 540 ns . The access time upper limit of 4500 ns is determined by the maximum allowable clock phase 2 high time of 4500 ns. High times in excess of this value will introduce data loss within the MPU dynamic registers. These registers use the MPU clock for refresh, just as with memory cells in dynamic RAM. The sequence of events for a slow memory access are described in the waveform timing diagram. The array decoder output, AS, goes high following the low-to-high transition of \(\phi 2\) for a memory reference within the addressing range of the array. The high-state of AS (or Slo Mem Acc) applied to the asynchronous-set input of latch E17B releases the hold-set condition on the latch and allows it to be clocked by the first \(C_{B}\) pulse. This forces Hold 2 (Q) low, which freezes the MPU clock in the phase relation shown. Hold 2 is returned high with the low-to-high
transition of the next \(C_{B}\) pulse, since latch \(E 17 B\) is connected as a toggle flip-flop. Since Hold 2 is returned to logic 1 , the clock is allowed to resume as shown, and the cycle is complete. The resulting freeze of the clock cycle with \(\phi 2\) high and \(\phi 1\) low adds a 1 -clock-cycle delay to the normal access time available. This scheme may be extended with additional counters and logic in place of the toggle flip-flop to hold the clock a multiple-number of MEM Clk cycles for very slow memories. The total hold time must not exceed the 4500 ns maximum limit.

A key integrated circuit for generating system bus chip-select or enabling signals in the MEK/D2 is the high-order address decoder U11 - a 2-line to 4-line decoder/demultiplexer. This logic element decodes the three-most-significant bits, A15-A13, of the address bus. in accordance with the following truth table.
\begin{tabular}{|c|c|c|c|c|}
\hline A15 & A14 & A13 & Bus Enable Term| & Comments \\
\hline 0 & 0 & 0 & \(\overline{\text { RAM }}=0\) & Enables 512 byte array On-Board RAM \\
\hline 0 & 0 & 1 & \(\overline{2 / 3}=0\) & Enables 8 K range of user stack \\
\hline 0 & 1 & 0 & \(4 / 5=0\) & Fnables 8 K range of user stack \\
\hline 0 & 1 & 1 & \(\overline{\mathrm{PROM}} 1=0\) & t.nables user PROM located at 6000* 16 \\
\hline 1 & 0 & 0 & \(\overline{1 / 0}=0\) & Enables ACIA located at 800816 \\
\hline 1 & 0 & 1 & STACK \(=0\) & Enables 128 byte RAM used by JBUG monitor \\
\hline 1 & 1 & 0 & \(\overline{\text { PROM } \varnothing}=0\) & Enables user PROM located at C00016 \\
\hline 1 & 1 & 1 & \(\overline{\text { ROM }}=0\) & Enables JBUG ROM located at E 00016 \\
\hline
\end{tabular}


FIGURE 6 - Slow Memory Handshake Logic and Waveforms

This scheme divides the 64 K addressing range of the MPU into eight 8 K blocks. The 512 byte static RAM array is placed in the bottom 8 K range, the next two 8 K blocks are reserved for expansion RAM, the fourth contains a user PROM, etc.

Figure 7 presents the Bus Peripheral Allocation Map for the basic MEK/D2 system. Exact address boundaries of the bus peripherals described in the decoder truth table are defined in this map. The decoder output terms which enable the first three 8 K blocks of memory, beginning with address zero, are RAM, \(2 / 3\) and \(4 / 5\). Inspection of the map shows that within the first addressable 8 K block, only 512 bytes are dedicated to static RAM. This produces a memory addressing "gap" in the range 0200 to 1 FFF as far as continuous addressing within the first 8 K block is concerned. This problem may be solved by additional decoding of the three RAM select signals above so as to place an 8 K expansion RAM in the first 8 K addressing block, or a 16 K expansion RAM within the first two 8 K addressing blocks. The 512


FIGURE 7 - MEK/D2 Bus Peripheral Allocation Map


FIGURE 8 - Addressing for 8.5 K Memory Configuration
byte static array is then placed in either the second or third block, respectively, "on top" of the expansion RAM. Figures 8 and 9 show the additional decode required to form either an 8.5 K or 16.5 K memory configuration. Control and Timing signals necessary to support these arrays are also shown.

Data flow direction to Off-Board memory is determined by the decode/control logic shown in Figure 10. This logic asserts DBRE (Data Bus Receive Enable) for any MPU read cycle involving Off-Board memory. This enabling scheme should be used with any additional Off-Board memory, whether static or dynamic.

Recent developments in semiconductor dynamic RAM system design have provided compact, costeffective arrays such as the MMS68100 and MMS68103 produced by Motorola Memory Systems. These are available in \(4 \mathrm{~K} \times 8,8 \mathrm{~K} \times 8\), or \(16 \mathrm{~K} \times 8\) size. The most notable feature of these memories is that the usual refresh-handshake logic, such as shown in Figure 4, is not required since refresh is processed by memory board logic during MPU phase 1.

\section*{I/O DATA PORT EXPANSION/MODIFICATION}

Dual Monitor System - Functional Description
The basic MEK/D2 system with keyboard data entry and seven-segment light-emitting-diode display may be expanded to include a co-resident data terminal I/O capability which may be evoked manually or from user program. The software necessary to support data terminal operations is provided in firmware using a MINIBUG ROM. This ROM monitor co-resides with the JBUG monitor ROM supplied with the basic MEK/D2. ROM access and initialization is controlled by the logic shown in functional block diagram form in Figure 11. With this scheme, peripheral chip-select signals derived from the high-order address decoder (U11) are steered to the desired ROM-ACIA pair as a function of the state of the Chip Select Control signal, CSC. CSC is generated from either the manual ROM select switch ( \(\mathrm{S}_{\mathrm{R}}\) ) or by user-program command from the PIA. Control from user program automatically overrides the manual input but does not initiate an MPU reset cycle as does a manual


FIGURE 9 - Addressing for 16.5 K Memory Configuration
select from \(\mathrm{S}_{\mathrm{R}}\). With \(\mathrm{S}_{\mathrm{R}}\) in position J (for JBUG enable), the ROM and I/O chip-select signals (ROM and I/O are steered, respectively, only to the JBUG ROM or ACIA, while the MINIBUG ROM and ACIA are held deselected. The converse actions occur for \(\mathrm{SR}_{\mathrm{R}}\) at position M (for MINIBUG enable). Each toggle of \(\mathrm{S}_{\mathrm{R}}\) generates an MPU Reset pulse via the State Change Detect Logic. This has the effect of automatically initializing each monitor ROM when manually selected. Nine standard data terminal baud rates may be derived from existing MEK/D2 logic and are used to provide transmit and receive clocks for the MINIBUG ACIA.
Logic Design
Logic realizations of the system functions depicted in Figure 11 are presented in Figures 12, 14, 15, 16 and 17.

Figure 12 shows the Chip Select Steering Logic, MPU Cycle-Sync Logic and State Change Detect Logic. Chipselect steering is accomplished by the network composed of gates E5 and E1C. The clocked-latch network (E3A \(\mathrm{E} 3 \mathrm{~B})\) which generates the chip-select steering control signal, provides two design benefits. First, monitor switching occurs only after MPU reset is asserted and prior to a \(\$ 2\) cycle, thus assuring that data will not be erroneously written or read as a result of a manual monitor select. In addition, latch E3A, under the control of the PIA, provides an asynchronous-override to the manual select switch control. This feature allows direct access to subroutines in either ROM or addresses in either ACIA from the user program. A subroutine to accomplish this access is described in a following section.


FIGURE 10 - Data Bus Expansion Control Logic


FIGURE 11 - Dual-Monitor Switching Logic Block Diagram


FIGURE 12 - Dual-Monitor Switching Logic

Figure 13 shows the chip-select timing for a manual command conversion from JBUG to MINIBUG via toggle switch \(\mathrm{S}_{\mathrm{R}}\). Exclusive-OR gates E6 in Figure 12 form the state-change detection circuit which generates a 4 ms reset pulse for automatic MPU initialization whenever the monitor select switch is thrown in either direction. Note that provision for direct push-button reset of the MPU is also retained via E6D to pin 6 of U22.
Figure 14 shows address, data and control signal interconnection to the MINIBUG ROM and its ACIA. Note that even though these peripherals reside at the same bus address as the JBUG pair, the two pairs are never simultaneously selected due to the complementary" control nature of the chip select steering logic.

Figures 15 and 16 show circuitry necessary for interfacing with data terminals using either RS-232 or current-loop I/O configuration. Data terminal baudrate clocks may be taken from the existing MC14040 binary counter (U17) outputs as shown in Figure 17. An MC1455 connected as an astable multivibrator (E13) is utilized to generate a baud-rate clock consistent with current-loop TTYs.

\section*{Software Control Considerations}

Software access to addresses in either Monitor ROM or ACIA is gained through a subroutine which controls the output states of PB0 and PB1 of the user PIA. The four possible states of PB0 - PB1 produce the following control functions with respect to latch E3A, Figure 12:
\begin{tabular}{cll}
\hline PB1 & PBO & Monitor Control Function \\
\hline 0 & 0 & Illegal state \\
0 & 1 & Enable MINIBUG ROM/ACIA user addressing \\
1 & 0 & Enable JBUG ROM/ACIA user addressing \\
1 & 1 & Addressing controlled by Monitor Select Switch, \(\mathrm{S}_{\mathrm{R}}\) \\
\hline
\end{tabular}

The \(1-1\) state is automatically entered upon system power-up or manual reset, since following the power-up reset pulse the PIA Data-Direction-Registers are programmed as inputs (all registers cleared). PB0 - PB1 appear as high-impedance inputs and both terms are held at logic 1 by the \(10 \mathrm{k} \Omega\) pullup resistors.


FIGURE 13 - Monitor Chip-Select Timing - Manual Select
Select MINIBUG, Deselect JBUG


FIGURE 14 - MINIBUG Support Peripheral Addressing



FIGURE 17 - Baud Rate Logic


FIGURE 18 - Terminal Interface Logic for MIKBUG

\section*{Data Terminal－Only Configurations}

A configuration which employs data－terminal com－ munication interface only may be easily implemented by inserting MINIBUG or MIKBUG Monitor ROMs into the JBUG ROM socket（U8）．Foil path modifications and additional logic necessary to support these ROMs are as follows：

\section*{Modifications for MINIBUG}

1．Cut foil path at U17，pin 13.
2．Connect pins 3 and 4 of U23（ACIA for Audio Cassette）．
3．Add terminal I／O interface logic as shown by Figures 15 or 16 and Figure 17．Connect U17 out－ put to pin 3 or 4 of U23 as shown．U17／3 need not be cut（as shown in Figure 17）if 300 baud opera－ tion is desired．

Modifications for MIKBUG
1．Add terminal I／O interface logic to the user PIA （U20）as described by the schematic of Figure 18.
2．Cut foil paths at \(U 8 / 10\) and \(U 8 / 11\) and connect per Figure 18.

The I／O logic and discrete components described in these figures may be mounted in the wire－wrap area pro－ vided on the microcomputer module board．

\section*{SYSTEM APPLICATION CONSIDERATIONS}

A subroutine which controls the monitor－selection latch（E3，Figure 12）through the PIA is presented in Figure 19．User program access to subroutines in ROM or addresses in ACIA is accomplished by first calling the monitor access subroutine（MONACC）shown in Figure 19 and then executing a memory reference instruction to the ROM or ACIA address desired．As an example， the subroutine calling sequence：

> LDAA \# \$ 41 Form ASCII "A"
> LDAB \# \$ 01 Get subroutine constant JSR MONACC Enable MINIBUG ROM/ ACIA addressing
> JSR \$ E108 Output ASCII char to terminal
causes the character＂\(A\)＂to be printed on a terminal as a result of MINIBUG monitor access from the subrou－ tine MONACC．In this example，the hex address E108 is the start vector of the MINIBUG II subroutine OUTCH which outputs one ASCII character to a terminal．The following is a list of useful data－moving subroutines con－ tained in MINIBUG II and III along with their starting addresses，entry and exit conditions：

\footnotetext{
＊\＄is Motorola Resident Assembler syntax for a hexadecimal number．
}

\section*{MINIBUG ROUTINES}
（ ）－Addresses in MINIBUG II
（ ）－Addresses in MINIBUG III
BADDR（\＄E0D9）\(\langle \$ E 0 F 8\rangle^{*}\)－Build a 16 －bit hexa－ decimal address from four digits entered from the keyboard．
Entry requirements：none
Exit：X－register contains the 16 －bit address．The A \＆ B registers are destroyed．
BYTE（\＄E0E7）〈\＄E106〉－Input two hex characters from the keyboard and form a 1－byte number．
Entry requirements：none
Exit：A－register contains the 8 －bit number．B－register is destroyed．

OUTHL（\＄E0FA）〈\＄E118〉－Output left digit of hex number to console．
Entry requirements：A－register contains hex number． Exit：A－register is destroyed．
OUTHR（\＄E0FE）〈E11C〉－Output right digit of hex number to console．
Entry requirements：A－register contains hex number． Exit：A－register is destroyed．
OUTCH（\＄E108）〈\＄E126〉－Output one ASCII character to terminal．
Entry requirements：A－register contains ASCII char－ acter to output．
Exit：No change
INCHP（\＄E115）〈\＄133〉－Input one character，with parity，from terminal to A－register．
Entry requirements：None
Exit：A－register contains character input．
INCH（\＄E11F）〈\＄E133〉－Input one character from terminal to A－register and set parity bit \(=0\) ．If char－ acter is a delete（ \(\$ 7 \mathrm{~F}\) ）it is ignored．Location \＄A00C should be equal to zero if the character should be echoed（MINIBUG II only）．
Entry requirements：none
Exit：A－register contains character without parity．
PDATA1（\＄E130）〈\＄E14B〉－Print at terminal the ASCII data string pointed to by X－register．Data string must contain an ASCII EOT（\＄04）as a terminator．
Entry requirements：X－register contains the address of the 1 st byte of the data string．The data string is terminated with a \(\$ 04\) character．
Exit：A－register is destroyed．X－register contains address of \＄04 character．
OUT2H（\＄E173）（\＄E18D）－Output two hex characters， pointed to by X－register to the terminal．
Entry requirements：X－register contains the address of the characters to be output．
Exit：A－register is destroyed．X－register is incre－ mented．

OUT2HA (\$E175) (\$E10F) - Output two hex character in A-register to the terminal.
Entry requirements: A-register contains the characters to output.
Exit: A-register is destroyed. X-register is incremented.
OUT4HS (\$E17C) (SE196) - Output four hex characters ( 2 bytes) plus a space to the terminal.
Entry requirements: X-register contains address of first byte.
Exit: A-register is destroyed. X-register contains address of second byte.
OUT2HS (\$E17E) <SE198) - Output two hex characters ( 1 byte) and a space to the terminal.
Entry requirements: X-register contains address of byte to output.
Exit: A-register is destroyed. X-register is incremented.

\section*{OUTS (\$E180) \(\langle \$ E 19 \mathrm{~A}\rangle\) - Output a space.}

Entry requirements: none
Exit: A-register destroyed.
The ability to gain access to two co-residing monitor ROMs via manual or software commands combined with keyboard, audio cassette, or data terminal I/O capability provides opportunity for moving program data between various storage media. It is possible, for instance, to create and assemble a program under the control of MINIBUG II or III using an RS-232-compatible digital cassette terminal. The resulting object code is loaded to MEK/D2 RAM using the MINIBUG "L" command. The Monitor Control Switch may now be used to initialize the JBUG Monitor in order to move the object code in RAM to an audio cassette tape with a JBUG "P" command.
\begin{tabular}{|c|c|}
\hline 00001 & MAM MInACC \\
\hline 00002 & DPT D.S \\
\hline 00003 & - SURRDUTIME tI COMTRDL RIM access pia \\
\hline 00004 & - Fram user program. ram access constant \\
\hline 00005 & - is requireil in ficc-b an subrgutine \\
\hline 00006 & - ENTRY AS fallaws : \\
\hline 00007 & - \(\$ 01=\) ENABLE MIMIBUG ROM/RCIA ACCESS \\
\hline 00008 & - \$0e = ENAELE JEUG Ram/acia access \\
\hline 00009 & - \(003=\) EMABLE TDGGLE SWITCH ACCESS \\
\hline 000108006 & IODIE EQU \$8006 \\
\hline 000118007 & CRE EQU \$8007 \\
\hline 00012000036 & MIMACC PSH A \\
\hline 000130001 4F & CLR A \\
\hline 000140002 E7 8007 & STA A CRE ENABLE DIE ACCESS \\
\hline 00015000543 & COM H \\
\hline 000160006 E7 8006 & STA A IUDIE MAKE FLL PB'S Lutputs \\
\hline 0001700098604 & LIA A \(\quad\) \$ 804 \\
\hline D0018 000E E7 8007 & STA A CRE ENABLE ID ACCESS \\
\hline 00019 O00E 8603 & LIIA A \#\$0.03 \\
\hline 000200010 E7 8006 & STA A IUNDE PRE-SET ES S,R INFUTS \\
\hline 000210013 F7 8006 & STA E IODNE WRITE ACCESS WIRD TI E3 \\
\hline 00022001632 & FUL A \\
\hline 00023001739 & RTS \\
\hline 00024 & - InIE = PIA inta directian register-b side \\
\hline 00025 & - CRE = FIA CTRL REGISTER-E SIDE \\
\hline 00026 & * IGDIE \(=\) fir i d, ilirection Reg-b side \\
\hline 00027 & EMD \\
\hline IODNB 8006 & \\
\hline CRE 8007 & \\
\hline MENACC 0000 & \\
\hline
\end{tabular}
* \(\$\) is Motorola Resident Assembler syntax for a hexadecimal number.

Figure 20 presents a tabular comparison of command sets for JBUG, MINIBUG and MIKBUG monitors. Any two pairs of these monitors may be used to configure the MEK/D2 computer to maximum advantage to suit the application through use of the dual monitor access logic described in Figure 12. A comparison of the com-
mands of Figure 20 reveals that an excellent combination might be a MINIBUG II/MINIBUG III configuration. This would provide capability for memory test, punching and loading of binary tapes as well as access to the powerful software edit functions of Trace and Breakpoint insertion.


FIGURE 20 - Comparison of Monitor Commands

Figure 21 presents a brief test program for evaluating user-program access to monitor subroutines through the monitor switching logic. The program should be executed from JBUG, i.e. with the monitor select switch in the J-poisition. Upon execution, MINIBUG addressing is enabled and a string of control characters are transmitted to the terminal. Following this, any character typed at the terminal is echoed to the terminal. When the character "ESC" is typed, the program jumps from
the echo loop, JBUG addressing is software enabled and program control passes from the user program to the JBUG monitor. This action may be checked by viewing the dash "prompt" in the keyboard LED display immediately after typing the "ESC" character on the terminal keyboard.

The W command of MINIBUG II may be used to test all memory in the expanded system. Figure 20 describes the use of this command.



FIGURE 21 (Continued) - Test Program

\section*{SUMMARY OF MODIFICATIONS}

A summary of foil-path modifications which account for both memory expansion and inclusion of multiplemonitor logic is tabulated in Figure 22.

Figure 23 presents a tabular summary of additional power supply capability required to support the expansion logic and memory. Data from this table may be used to estimate requirements for a specific system configuration.


FIGURE 22 - MEK/D2 Foil Path Modification


FIGURE 23 - DC Power Supply Requirements for
MEK/D2 Expansion

\section*{CONCLUSION}

The technqiues discussed in this note add the following capability to the basic MEK/D2 kit microcomputer
* Power-up auto-reset
* Switch-selectable monitor operation
* RS-232 or current-loop data terminal operation at all standard baud-rates
* RAM expansion to 16.5 K bytes
* ROM-resident subroutine acquisition by user program
* Operation with JBUG, MINIBUG II and III or MINIBUG ROM monitors

\title{
A CRT TERMINAL USING THE M6800 FAMILY
}

\section*{Prepared by:}

Joe Roy and Dusty Morris
Systems Engineering

This Note describes an M6800-based CRT Controller. A display format of 24 rows of 80 characters is featured. A Motorola M3000 Video Monitor is utilized.

\section*{A CRI Terminal Using the M6800 Family}

By Joe Roy and Dusty Morris

This article describes a versatile M6800 based CRT Controller for "glass-teletype," smart, programmable, and intelligent CRT terminals. While a complete duplication of the entire package may be beyond the capabilities of most readers, some of the design features should be of particular utility in other construction projects. Of particular interest is the exploitation of the biphase clock architecture of the M6800 system, providing higher throughput, more 1/O handling capability, less interference patterns during refresh memory accesses, and easier task-orientated multiple processor implementation in a CRT terminal than is possible with other approaches. Let's look at the features of this CRT terminal:
1. 24 rows of 80 characters
2. \(7 \times 9\) uppercase characters in a \(9 \times 12\) dot block; shifted lower case through the use of a custom programmed MCM6832 16K Binary ROM.
3. Conventional non-interlaced raster scan.
4. Blink, half-intensity, video invert, underline, and non-display FACS (Field Attribute Codes): embedded FACS with optional widened memory capability.
5. Alternating inverted/non-inverted cursor.
6. \(50 / 60 \mathrm{~Hz}\) field rate is logic selectable; display is centered for both 50 and 60 Hz .
7. Transparent accesses of Refresh Memory by VIA and MPU.
8. Limited graphics implementation with no changes in basic design philosophy.
9. Design philosophy facilitates up-grading a simple economical terminal with upward compatible software and hardware to a task-oriented multiple processor intelligent terminal.
10. MPU is unburdened from overhead of refresh memory contention and is free to service keyboard, edit functions, serial communications, and high speed control such as floppy disk.

The basic configuration for a microprocessorcontrolled CRT terminal is shown in Figure 1. An MC6800 microprocessor executes the CRT terminal executive firmware routine and jumps to driver subroutines when servicing the keyboard, serial synchronous or asynchronous interface, floppy disk formatter, and other peripherals. Cursor movements, R/W, and all editing functions are programmable and under microprocessor control. Actual refresh of the CRT monitor display is done with a configuration of SSI/MSI hardware called a VIA (Video Interface Adapter). The VIA provides video, vertical sync, and horizontal sync to the Motorola M3000 (or equivalent) monitor. The monitor must meet the requirements specified in Figure 2.

The MPU and VIA share the CRT Refresh Memory. Since the processor clock is derived from the VIA, both are synchronized. As shown in Figure 1 timing diagram, the VIA accesses memory for CRT refresh during clock phase 01, while the MPU accesses memory during 02. The Refresh Memory is organized in an odd address block and an even address block. Both an even and the adjacent odd address characters are transferred during a \(\emptyset 1\) access, whereas a single character is transferred to the MPU during a 02 access. The "odd/even memory" concept allows characters to be pulled from memory at a rate ( \(\simeq 2 \mathrm{MHz}\) ) sufficient to update the CRT. The "interleaved clocking" of memory makes it look transparent to both the MPU and the VIA. That is, neither delays the access of the other to memory. Consequently, less MPU overhead results than in other approaches.

Note that the interleaved clocking of memory is unaffected by cycle stretching of either MPU 01 or \(02 \ldots\) techniques used for refreshing dynamic memories, synchronizing other I/O, or interfacing slow memory.

The Refresh Memory provides a bidirectional data bus to the MPU and a two byte output bus for screen refresh. The two bytes of display data are pipelined to even and odd latches which are alternately enabled as data to the address inputs of an MCM6832 character ROM. The address is an ASCII character which the


Figure 1. M6800 Terminal Block Diagram


Figure 2 Video Monitor Timing (Motorola Display Products M3000
Monitor meats these requirements)


Figure 3.

ROM maps into a block of dots. The particular row of dots ( 0 to 11) in the block is determined by four "row select" inputs from the VIA. In a raster scan system, each ASCII character is presented 12 times to the character ROM with a sequential row select each time in order to paint the complete character on the screen.

Each row of dots is parallel loaded into an 8 bit shift register and clocked out serially. Field Attribute Codes (FACS) such as inverted video are imposed on the serial data stream by the VIA before the video is sent to the monitor.

This section describes the 2 port memory technique which allows interleaving of the MPU and display functions with minimal interference. Figure 3 is a simplified block diagram of the functional implimentation. As can be seen the memory is divided into two blocks; one 'even' and one 'odd.' Selection of the appropriate block is by address line AO, while A1 through A10 select one of the 1024 bytes in each block. A11 through A13 are used to select the particular "page" of memory. R/W and VMA are used in the read/write process and to determine if data is gated 'in' or 'out' on the data line DO through D7.

As described earlier, the refresh RAM is organized as a \(1 \mathrm{~K} \times 8\) even block and a \(1 \mathrm{~K} \times 8\) odd block. Even and odd blocks are interleaved to form a \(2 \mathrm{~K} \times 8\) "page." Of the 2048 bytes, 1920 ( 80 times 24 ) are re-
quired per page of display, leaving 128 bytes spare. Because the refresh memory looks like any other RAM on the MPU bus, this spare 128 bytes are free for scratch and the stack. In multiple page systems, it serves as an edit buffer.

The refresh memory is implemented with 450 ns 2102 style 1 K X 1 memories. Even and odd blocks each contain eight devices. The new 2114 style \(1 \mathrm{~K} \times 4\) static memories (spec'd at 450 ns ) are an attractive alternate (only four are required per page). Memory addressing is through 1 of 2 ports. Referring to Figure 4 , the schematic offers the two port memory, we will look into the detailed design.

The VIA address counter (DA1-DA10) is gated with a set of MC6887 high speed three state buffers, the Motorola equivalent of the 8797 device. The enable signal to pins 1 and 15 on U20 and U21 is generated only during EN DISP ADDR at P2 pin 3 (roughly 01 interval) and when PAGE SELECT is high at P2 pin 4. The latter signal is only required in multiple page systems, and determined which page is displayed. Note that pin 15 on U2O is always enabled. This gates pin 12 to 11 path buffers VMA (Valid Memory Address). This signal is for gating the MPU address buffers (U18 and U19). When used with systems such as the EXORcisor where a block of addresses must be unconditionally protected, this signal should be VUA (Valid Users Address).


The selection of U18 and U19 is decoded by U27 which generates BANK Select. The particular bank (1 of 8 pages) is strap selectable (U29 and U30). The ENABLE/DISABLE switch on U27 provides a means of overlaying other chunks of memory with the same address. The other gating for BANK SELECT is VMA (described above), \(\overline{\mathrm{A} 14}, \overline{\mathrm{~A} 15}\), and EN DISP \(\overline{\text { ADDR (EN }}\) MPU or roughly \(\emptyset 2\) interval). AO and R/W from the MPU are gated at all times because pin 15 on U18 is tied to ground.

Devices U22 through U25 are MC6880 high speed bidirectional data buffers for multiplexing the Even and Odd Memory bytes into the MPU data bus ( \(\overline{\mathrm{DO}}-\overline{\mathrm{D} 7}\) ) and vice versa. In systems requiring a non-inverted data bus, MC6880 is replaced with MC6889. During an MPU read, either U22/U23 or U24/U25 is enabled by EVEN D/E or ODD D/E respectively. The buffered LSB of the MPU address, AO, determines which signal is active. During an MPU write, both U22/U23 and U24/U25 are enabled into their respective Even and Odd Memory blocks. The buffered LSB of the MPU address, AO, determines whether EVEN R/W or ODD R/W is active.
The refresh data is an even byte (EMDØ-7) and an odd byte (OMD®-7).

\section*{Memory for Graphics Applications}

Alphanumeric refresh memories are organized on a character basis. Each code stored in memory represents a \(7 \times 9\) pattern in a \(9 \times 12\) dot block. The dot pattern is stored in a character ROM addressed by the character code in the RAM. The repetition of a limited set of symbols on the screen to construct messages makes it possible to use a smaller amount of memory than would be required in a full graphics application where every dot is addressable as a memory location.
A "limited" graphics set of symbols for line drawings and forms is usually implemented with a special character ROM. The nine horizontal dots per character are provided by the ROM. However, most ROMS are organized by eight. It is usually acceptable to get the ninth bit from one of the eight ROM outputs, by parallel load of the 8th bit of ROM into both the eighth and ninth bits of the shift register.


A full graphics capability requires every possible dot on the screen to be stored in memory. Since the pattern is stored directly in RAM, all alphanumeric patterns are generated external to the refresh loop. Accordingly, the character ROM is placed on the MPU bus, and the dual latches drive the shift register directly. As in the alphanumeric controller, the RAM delivers two bytes (even and odd) when addressed by the VIA for refresh. Read and write addressing by the MPU is efficiently handled by bit addressing rather than byte addressing. The complete 64 K address structure of the MC6800 is decoded by hardware; only one of the eight MPU data bits is used for transfers.

A graphics terminal dedicates an MPU to the keyboard and I/O transfers with the refresh memory. All calculations (e.g. vectors), curves, rotations are done in an outboard high speed processor (e.g. microprogrammed bipolar slice). An interface between the MPU and the higher speed processor provides means for control and exchange of input parameters and results.

\section*{DISPLAY CONTROL}

The DISPLAY CONTROL consists of circuitry to: sequentially access ASCII characters from the 2-PORT REFRESH MEMORY; generate character row selects: load row patterns into the Parallel-to-Serial Shift Register; serially shift the row pattern through Field Attribute circuits to the monitor as video; provide blanking, horizontal sync, and vertical sync signals; perform cursor compare and generate cursor block.

\section*{Character ROM}

The purpose of the Display Control circuitry is to paint the contents of the character ROM at the designated positions on the CRT screen. Custom character ROMS contain \(9 \times 16\) dot matrix patterns for alpha-numeric characters of various domestic and foreign fonts, limited graphics symbols, control characters, or combinations of all from the above. The addresses of the character dot matrix patterns correspond to their ASCII code representation in the case of alphanumeric and control characters. (Assignment is somewhat arbitrary for graphic symbols.)

The particular row of dots in each character dot matrix is selected by four binary row select inputs. Only 12 of the possible 16 rows are utilized in the CRT display being described. The 12 rows are adequate for shifted lower-case characters (g, j, p, q).

Referring to Figure 5 we see that a 16 K binary ROM (e.g. MCM6832) provides 128 possible ASCII characters (only \(7 \times 12\) of the \(8 \times 16\) dot block is used). This is a practical number of characters for most applications. Note the eighth bit of the ASCII code is always available. If it is not used for imbedded Field Attribute Codes (see FAC circuitry description), it can be used to select a second MCM6832 with a different font or graphics. The tri-state capability of the MCM6832 facilitates this mode of operation.

\section*{General Timing}

All timing, including MPU \(\emptyset 1\) and \(\emptyset 2\) is derived from an MC12061 crystal oscillator running at the video rate, 17.074800 MHz . The circuit is very stable and always starts from power up. The TTL output of the MC12061 is buffered with a 74S04 before distributing the clock to avoid distortion. The distribution of the clock is critical. Video Clock and Video Clock are fanned out using 74S04 inverters in the same package (for minimum differential propagation delay). Loads are split equally. An alternate distributor is a high speed clock driver with complementary outputs. An important consideration is to keep all 17 MHz logic close together and in proximity to a ground. This will minimize noise and distortion.

There is another method for arriving at 17.074800 MHz . Although it is more expensive, a phase-locked

\(=\)

loop or phase-locked oscillator is used. The line frequency is the reference and vertical sync the comparison signal. In areas where the line frequency varies radically from nominal, the more expensive system is often required to reduce the visible beat on the CRT screen.
\(A \div 9\) counter divides video rate down to a character rate of 1.9 MHz . On/Off decodes from the 9 counter are resynchronized in 74S113 high speed flip flops. The signals provide the General Timing in Figure 6.

Decodes off the Character Column Counter provide horizontal timing (Figure 7). Vertical timing is from the Character Row Counter (Figure 8).

Note the operation of the Address Counter. It must repeat each character address 12 times to paint a complete line of 80 characters on the screen. This requires storing the address of the first character in each line (function of the 74LS latches). Another function of the Address Counter is to advance to address 64 during V blank. (Effectively, this amounts to a start address of 128 since the memory is addressed two bytes at a time.)

Another function of the Display Control Electronics is cursor compare. The contents of the Address Counter are compared with PIA data for coincidence. The DM8160's are exclusive-or comparators. PIA data is a binary address which is manipulated by the MPU for cursor control.

The other circuitry in the Display Control portion generates invert/non-invert cursor block when cursor compare is sensed and furnishes FAC (Field Attribute Code) logic.

\section*{FACS (Field Attribute Codes)}

There are two popular methods for handling FACS. In the wide memory method, the memory size is increased by adding bits to each character in memory. Each bit controls a different attribute code for that character. The other method imbeds FAC characters in refresh memory. The eighth bit of the ASCII code is usually decoded as a FAC flag.


When it is a logical one, the other seven bits are latched as FACS. Once latched, the FAC applies to all subsequent characters until another FAC code is decoded. The only exception is at the end of a character line; all FACS are hardware reset. This scheme's advantage is low cost to implement; the disadvantage is the use of a memory location per FAC code. Not only is character density decreased, but the individual characters in a string can not be accented with FACS. It is possible to get around this drawback by stripping FACS from the memory before display, but requires extra hardware and is a programming nightmare. When individually accented characters are required, it is usually better to implement a wider memory.

The wide memory approach to FACS may seem clumsy at first glance ... the MPU has an 8 bit bus. How are 8 bit MPU transfers done? Construct two pages of memory - a page of ASCII characters 2 K X 8 , and a page of attributes ( \(2 K \times 1,2,3,4, \ldots, 8\) ). The attribute page is a mask and need only be accessed when the attribute changes or must be read.

For simplicity, the imbedded FAC method was implemented in the CRT terminal. Few changes in Display Control circuitry are required for a wide memory approach.

\section*{CURSOR/KEYBOARD}

Referring to Figure 9 we can see how to add a cursor/keyboard interface to this "glass teletype."

\section*{Cursor}

The cursor address is stored as the contents of a PIA. The eight least significant binary bits are PBO PB7 and the three most significant binary bits are PAO -PA2. There is a one-to-one correspondence between the binary cursor address and a memory location on the screen. The assignment of bits in the PIA is for programming convenience. An STX instruction to the A side of the PIA writes the higher order byte of the index register into the A side of the cursor PIA and the lower order byte into the B side of the cursor PIA (provided the address lines to RSO and RS1 are reversed).
The cursor address is binary rather than \(X-Y\) because the binary address manipulations are more frequent. When \(X-Y\) addressing is required (e.g. communication interface), a conversion subroutine is called.

\section*{Keyboard}

Either a fully-encoded or non-encoded keyboard can be designed. Whichever, a PIA provides the interface to the MPU. In a fully-encoded keyboard, the keyboard hardware generates a strobe and an ASCII encoded character corresponding to the depressed key. All debounce is handled by the keyboard hardware. The strobe pulse applied to the PIA CA or CB inputs causes an interrupt to the MPU. The MPU reads the ASCII character through the PIA and performs the appropriate function. For an alphanumeric character, the MPU writes the data at the present cursor location and increments cursor PIA contents. For control characters, the corresponding commands are executed. (e.g. space, carriage return, insert, delete, etc.)


A non-encoded keyboard is a set of switches wired in a column/row matrix.


Figure 6. General Timing


Figure 7. Horizontal Timing


Figure 8. Vertical Timing


Figure 9. Cursor/Keyboard PIA Board

If the columns are scanned one at a time, and the rows read back, the simultaneous depression of any one or two keys can be discerned. For \(n\) keys, diodes are wired in series with the switch contacts.

The scanning of columns, reading of rows, and switch debounce are under software control. Keys are strategically placed in the matrix so the column and row location easily translate into an ASCII code. Cost savings and flexibility of this non-encoded keyboard versus a fully-encoded keyboard sometimes justifies the additional MPU overhead in a basic CRT terminal.

A non-encoded approach is described here. Referring to the schematic, the keyboard columns are normally held low. When key(s) are depressed, lows appear on the keyboard row inputs. A keyboard interrupt is generated, which starts a scan. Keyboard column outputs are brought low in sequential order. Together with the Shift and Control PIA inputs, the active columns and rows are encoded as an ASCII character and temporarily stored. A 6.88 msec interrupt is provided for debounce and a PIA input for REPEAT (also 1 sec interrupt for this function and a 1 second interrupt for clock functions).

The software for a non-encoded keyboard ranges from simple to quite complex depending on how foolproof the algorithm is.

\section*{Comparison of CRT Terminal Architectures}

The central design criteria of a modern CRT terminal is the method used for multiplexing refresh memory between the MPU and the display refresh circuitry. In this section we will discuss time-division multiplexing and priority multiplexing. Throughput versus hardware complexity for different techniques will be analyzed. Schemes which result in missing a character refresh during an MPU transfer are not considered. These techniques result in operator annoyance in many applications (e.g., Key-to-Disk), and are not appropriate for the modern CRT terminal.

\section*{Priority Multiplexing of Refresh Memory}

These techniques fall into two general categories:
A. MPU grabs Refresh Memory and locks out Refresh Circuitry.
B. Refresh circuitry grabs Refresh Memory and locks out MPU.
Method A results in zero burden on the MPU; however, a sufficient number of refresh characters must be pipe-lined into FIFO to keep the screen refreshed during an MPU access. The fast memory and complex hardware to accomplish this task is unattractive.

Method B is probably the most widespread technique in use today. The dual line buffer approach is


\footnotetext{
Dual Line Buffering Technique
}
representative of this class. All data for a line on the screen is stored in FIFO's (usually 80 bytes).

While the Odd line buffer is keeping the display refreshed, the Even line buffer is being filled with the next displayed line from Refresh RAM through a DMA channel. The functions are alternately reversed. In an alphanumeric terminal, average MPU burden is between 15 and \(30 \%\) with peak burden on the MPU of \(100 \%\) for 80-100 microseconds when loading either line buffer. The MPU is stalled during this transfer and cannot service high speed interfaces (e.g. Floppy Disk) With the addition of extra hardware, the Refresh page of the RAM is isolated from the processor bus during DMA, thus allowing the MPU to continue processing provided it attempts no accesses to memory. In conclusion, the dual-line buffers and DMA configuration is more expensive, has higher parts count, and imposes a severe burden on the MPU compared to the timedivision multiplexed technique.

Furthermore, the DMA approach is very inefficient for full graphics, since there are no recirculations of the line buffer as in an alphanumeric display.
refreshed during an MPU synchronization delay. The FIFO is typically two bytes deep. The disadvantage of this technique is the requirement for fast memory. It is considerably simplified if the time-division multiplexing is made synchronous with character rate. Sync delay is no longer required for refresh and the FIFO circuitry is eliminated (a single byte latch is still required). Also memory speed is reduced. This simplification is not always acceptable; e.g. it may result in excessive MPU "cycle-stretching" at slow character rates.

The technique for sharing CRT Refresh Memory described in this article is a special case of timedivision multiplexing. The access intervals for Refresh and MPU are \(\phi 1\) and \(\phi 2\), respectively.

As \(\phi 1\) and \(\phi 2\) clocking signals are outputted even during wait states, no matter how long this MPU is forced into a wait state the screen will remain refreshed. Since there is no overlap of accesses, no contention circuitry is required and the MPU burden is zero at all times. While you may not want or need to duplicate the entire circuitry described in this article, the bi-phase memory access technique may be used


\section*{Time Division Multiplexing of Refresh Memory}

In the most general time-division multiplexing situation, either an MPU or Refresh access may commence or end asynchronously to time-division multiplexing intervals. By delaying accesses, the MPU and Refresh circuitry are brought in sync with their respective time intervals. The sync delay for MPU access, at the expense of throughput, is implemented by "cyclestretching." The sync delay for Refresh access is accomplished by pipe lining a sufficient number of refresh characters into a FIFO to keep the screen
wherever it is necessary to use a DMA (Direct Memory Access) for two major systems.

The M6800 implementation is very simple due to constant cycle lengths, whereas it is difficult if not impossible with variable cycle length MPUs. The only drawback to this scheme is that the MPU rate is a derivative of the character rate. This translates into a clock rate lower than the maximum MPU clock rate allowable. Consequently, the throughput is reduced. For example, the parameters chosen in this design reduce the throughput by \(5 \%\) because the MPU runs at 950 KHz .
\begin{tabular}{l|l|l|l|l} 
TIME & REFRESH & MPU & REFRESH & MPU \\
INTERVALS & ACCESS & ACCESS & ACCESS & ACCESS
\end{tabular}

\section*{A SIMPLE HIGH SPEED BIPOLAR MICROPROCESSOR ILLUSTRATES SYSTEM DESIGN AND MICROPROGRAM TECHNIQUES}

Prepared by:
Bill Blood
Applications Engineering

High speed bipolar LSI 4-bit slice circuits can significantly reduce processor system package count. This is shown with a microprocessor which uses only 10 integrated circuit packages to perform 2's complement add, subtract, multiply and divide.

\section*{INTRODUCTION}

The engineer familiar with MOS microprocessors learns new skills when designing a higher performance bipolar LSI system. Bipolar LSI 4-bit slice circuits are building blocks allowing the designer to configure a processor architecture, size, and instruction set for optimum performance. Additional flexibility is gained through the use of microprogramming because the processor can perform more complicated instructions such as multiply and divide or, alternately, can be designed to take advantage of existing software.

The following text goes through a complete bipolar LSI system design. Steps include define the system, block out system sections, set up the microprogram structure, pick bipolar LSI parts, generate a microprogram, and finalize the system design. Three system goals are used throughout the project.
1. Maximize the use of bipolar LSI.
2. Show the flexibility of microprogramming.
3. Maintain the bipolar LSI speed advantage.

The system is being designed as a demonstration and technical support tool. However, the design flow and decisions involved represent a wide range of bipolar LSI processor systems.

\section*{DEFINE THE SYSTEM}

System functional requirements must be defined prior to hardware design. This seems obvious, but changes later in the design cycle complicate programming and often increase package count. Figure 1 shows the I/O structure and program functions of this processor project.

The system has 16 input lines which enter a 16-bit data word or two 8 -bit words in parallel. Similarly, 16 output lines display the results as either one 16 -bit word or two 8 -bit words.

A program select input port selects which processor program is executed.
1. ADD, SUBTRACT, and EXCLUSIVE OR read two 8 -bit operand inputs and generate an 8-bit answer. The eight most significant bits are held at zero.
2. MULTIPLY reads an 8 -bit multiplicand and 8 -bit multiplier. The answer is a 16 -bit product.
3. DIVIDE requires two data inputs. First a 16 -bit dividend is entered, then the 8 -bit divisor. The answer is an 8 -bit quotient and 8 -bit remainder.
The final processor input is a start signal given after input lines and program select are present. Since start could be from a pushbutton or toggle switch, bounce elimination and pulse shaping are included in the system design.

\section*{BLOCK OUT THE SYSTEM}

The major blocks of a bipolar LSI processor are ALU, \(\mathrm{I} / \mathrm{O}\), microprogram sequencing control, and microprogram memory. These functions are interconnected as shown in Figure 2. The ALU block handles all arithmetic, logic, and shift operations. It also includes working registers for temporary storage and a means for the input of new data and output of results. The MICROPROGRAM SEQUENCING block generates the microprogram memory address and provides a method for sequencing through microprogram. It combines with BRANCH LOGIC to make tests for conditional jumps in program.


The key to building a bipolar LSI system is in partitioning the MICROPROGRAM MEMORY block. The memory is divided into sections called fields, each capable of an independent function. Any combination of these fields can be selected to execute a microinstruction

In Figure 2, the PROGRAM FLOW field is separated into two parts. The INSTRUCTION section tells the microprogram sequencing logic how to generate the next program address. Instructions include increment, jump, branch on condition, jump to and from subroutine, etc. The NEXT ADDRESS section of the program flow field provides a destination address for direct jump or conditional branch instructions.

The BRANCH field sets up test parameters for conditional jumps in program. For example, a jump if ALU results equal zero would be accomplished by gating zero detect from the ALU to a branch input on the microprogram sequencer. The corresponding INSTRUCTION would be branch on condition and NEXT ADDRESS contains the conditional branch destination. In this manner it is possible to select any number or combination of test signals.

DATA and ALU fields go to the ALU and I/O block. The DATA field controls data transfers between the input ports, output ports, and internal working registers. The ALU field controls the various arithmetic, logic, and shift operations required to execute a program

The system being developed here is designed around three LSI circuits as shown in Figure 2. Two MC10803s handle all ALU operations, provide working registers, and control the 16 input and 16 output lines. A single MC10801 provides logic for microprogram flow and addressing. Additional MC10801 and MC10803 information is given in the following key LSI parts section.

Processor programs are stored in the microprogram memory. This system uses four 10139 PROMs in a 32 word by 32 -bit organization. At first it may seem surprising that add, subtract, multiply, divide, and exclusive OR are all stored in 32 memory words. However, each word is 32 bits wide so several processor functions can be performed in parallel. These seven integrated circuits form the processor nucleus. Three additional SSI parts provide for crystal oscillator, powerup reset, and start pulse shaping. Branch logic gates route test signals into the MC10801 for conditional jumps in program. The result is a high-speed bipolar processor with only ten integrated circuit packages.

Figure 2 can be used to define the term microinstruction. A microinstruction executes all functions in a microporgram memory word. A clock signal into the MC10801 microprogram sequencer logic puts a program address location on the address lines. The microprogram memory then sets up select lines on the MC10803 to read data in, operate on the data, and display or

store the results. In parallel with the ALU, a new microprogram address is being generated from microprogram memory and branch logic inputs to the MC10801. A second clock pulse gives the microprogram a new word address and clocks any ALU function into the appropriate storage register. System performance is measured by the microinstruction time and by the number of microinstructions required to execute a program.

The flexibility of microprogramming allows the
processor to perform a wide variety of system functions. The five programs-add, subtract, exclusive OR, multiply, and divide-being developed are only a small sample of the possible combinations. The processor could be expanded for process control, data formatting, digital filtering, minicomputer design, peripheral controllers, etc. Four MC10803s will directly operate on 16 -bit words and give a corresponding increase in I/O lines. Two MC10801s allow microprogram memory expansion to 4 K words for more comprehensive programming.


FIGURE 3 - Key LSI Parts

\section*{KEY LSI PARTS}

Prior to continuing it is important to look at the MC10801 and MC10803 LSI parts. The various internal sections of each part are shown in Figure 3. MC10801 CR0 register holds the microprogram memory address. Sequencing information goes into the Next Address Logic block where it is decoded and the correct next address routed to CRO. An incrementer is used with several sequencing commands. For example, an increment command routes the CRO outputs through the incrementer to CRO inputs. Each clock pulse then advances the microprogram memory one location.

CR1 is used with program flow repeat cycles. The repeat count is loaded into CR1 enabling an individual instruction or sequence of instructions to be repeated until the cycle count is reached. CR2 is a general purpose register that can be used to store machine instructions or interrupt vectors. CR3 is a status or condition code register. Individual bits can be tested within the MC10801 for conditional jumps in program.

A 4-deep LIFO stack is included in the part for storing subroutine return address. A jump to subroutine command takes the present microprogram address through the incrementer and pushes it into the stack. Next Address inputs go to CRO for the subroutine destination. A subroutine return pops the LIFO and routes the return address to CRO. A total of 16 different instructions are built into the MC10801 for various program flow requirements.

The MC10803 performs both data transfers and ALU operations. There are five I/O ports (I Bus, \(\phi\) Bus, A Bus, D Bus, and P inputs) for transferring data to or from the part. Internally there are six storage registers. The MDR can be used to hold incoming or outgoing data. It also functions as an accumulator for the ALU. The MAR holds outgoing data for the A Bus. Four additional registers are contained in the internal register file block. A Data Matrix accepts data transfer commands and routes data between the various I/O ports and internal registers. The final block is an ALU which performs arithmetic, logic, and shift operations. Both the MC10801 and MC10803 are controlled by select lines which in turn are controlled by microprogram memory bits.

\section*{PROGRAM FLOW}

Program flow charts describe the various processor operations and determine a microprogram instruction sequence. Figure 4 shows system data paths available to a programmer. These data paths, the ALU, and working registers are used in the following program flow diagrams and later to write the microprogram. All Figure 4 data paths and logic except the link bit storage are contained within the MC10803. Link bits are used with multiply and divide to hold shift in and shift out status. Available CR3 register bits in the MC10801 provide this function.


FIGURE 4 - Processor Data Paths

Figure 5 shows the flow patterns for add, subtract, and exclusive OR. Initially the processor is random on power-up or displaying the results of a previous calculation. It is in a continuous loop waiting for a start signal. After receiving start, the program performs several initialize functions. RFO is zeroed as required for add, subtract, and exclusive OR, see Figures 1 and 4. Setting up for a possible multiply or divide the link bit is set to zero, the complement of 8 is loaded in the MC10801 program cycle counter CR1, and I Bus data is transferred to the MAR. These functions are common to both multiply and divide. Location at this point in program saves microinstructions.

Program flow continues to a main decision point. Here, the processor looks at the program select inputs and picks one of five possible program directions. Add, subtract, and exclusive OR are each one step programs, Figure 5. The ALU looks at the \(\phi\) Bus and I Bus inputs, performs the selected operation, and transfers the answer to MAR. The program jumps back to start and displays the answer.

Multiply is an implementation of Booth algorithm as shown below:
1. Load multiplier into MAR
2. Load multiplicand into MDR
3. Zero RFO and link bit
4. Set cycle counter to 8
5. Test MAR LSB and link bit
\begin{tabular}{ccc} 
LSB & LINK & \\
0 & 0 & GO TO 8 \\
0 & 1 & GO TO 6 \\
1 & 0 & GO TO 7 \\
1 & 1 & GO TO 8
\end{tabular}
6. Subtract RFO - MDR \(\rightarrow\) RFO, go to 8
7. Add RFO \(+\mathrm{MDR} \rightarrow\) RFO
8. Arithmetic shift right RFO \(\rightarrow\) MAR \(\rightarrow\) LINK
9. Decrement cycle counter; if \(\neq\) zero, go to 5
10. End.

FIGURE 5 - Start-Add-Subtract-Ex OR Program Flow Diagram

The multiply flow diagram is given in Figure 6. Figure 5 sets up the multiplier, RFO, cycle counter, and link bit. Figure 6 loads the multiplicand and contains the program paths for add-shift, subtract-shift, or shiftonly as required for 2 's complement multiplication. As seen in the figure, the processor alternately tests the link bit and MAR LSB to select a program flow path. This simplifies the branch select compared with testing both status points in parallel. The program cycle counter is incremented after the double precision RFO/MAR shift right and tested for the end count. After 8 cycles, the program is complete. The result is a 16 -bit answer with the 8 least significant bits in MAR and the 8 most significant bits in RFO.

FURE 6 - Multiply Flow Diagram


Divide is an implementation of a non-restoring division algorithm as shown below:
1. Load dividend LSB into MAR
2. Load divided MSB into RFO
3. Load divisor into MDR
4. Set cycle counter to 8
5. MSB RFO exclusive NOR MSB MDR \(\rightarrow\) LINK
6. Shift left RFO \(\leftarrow\) MAR \(\leftarrow\) LINK
7. Test MAR LSB; if zero, go to 9
8. Subtract RFO - MDR \(\rightarrow\) RFO, go to 10
9. Add RFO \(+\mathrm{MDR} \rightarrow \mathrm{RFO}\)
10. Decrement cycle counter; if \(\neq\) zero, go to 5
11. Shift right MAR, link = " 1 "
12. Go to format correction.

The program flow diagram starts in Figure 5 where the program cycle counter is set and the least significant bits of the dividend are transferred from the I Bus to the MAR. The remaining divide program flow is shown in Figure 7. The first block is a start loop which waits for the divisor data on the I Bus. The dividend MSB is transferred to RFO and the divisor to MDR. The program goes through eight repetitive cycles, each setting link bit status, shifting left the MAR and RFO, and performing the divisor add or subtract with RFO. After the eighth cycle MAR is shifted left with a logic " 1 " forced into the LSB through the link bit.

At this point, the answer is numerically correct with the quotient in MAR and the remainder in RFO. However, the answer may be in an unacceptable form. For example,


FIGURE 7 - Divide Program Flow
\(37 \div 6\) comes out 7 , remainder -5 . The program flow on the right side of Figure 7 checks the format by testing \(\mathrm{RFO}-\mathrm{MDR}=0, \mathrm{RFO}=0, \mathrm{RFO}+\mathrm{MDR}=0\), and MSB of \(\mathrm{RFO}=\mathrm{MSB}\) of dividend on \(\phi\) Bus. If the format is correct, the program jumps to start. If incorrect, the quotient and remainder are corrected as shown in Figure 7.


\section*{TIE IT ALL TOGETHER}

Various test parameters can be identified from the program flow diagrams. These are 1) start, 2) program select, 3) shift right link bit, 4) MAR LSB, 5) cycle count, 6) MSB of RFO EX-NOR MDR (available on C out), and 7) zero detect. From the flow diagrams and the basic block diagram in Figure 2, the complete system is tied together as shown in Figure 8. Start and program select go directly to the MC10801. Cycle count is a feature of the MC10801 and requires no special treatment. Zero detect, MAR LSB, and C out are gated to the MC10801 as required for program test. Shift right link bit must be stored between microinstructions and uses bit 1 of register CR3. This bit can be tested internal to the MC10801 for program flow decisions.

Register CR3 holds three program status bits. CR3, bit 0 , is a page address representing the fifth microprogram memory address bit. CR3, bit 1 , is the shift right link bit and can be gated to the ALU C out (shift right input). CR3, bit 2 performs the same function for shift left and can be gated to ALU C in.

The Figure 8 microprogram memory fields have been refined from Figure 2. Individual bits control the program test inputs, shift link bits, C in, and MC 10803 P inputs. The three LSI parts have been previously defined. The remaining blocks in Figure 8 are SSI. A dual flip-flop (10131) supplies bounce elimination and start signal pulse shaping. Leftover NAND and OR gates are used for power-up reset and a crystal oscillator clock.


FIGURE 8 - Processor Logic Diagram

\section*{MICROPROGRAM THE MEMORY}

The complete microprogram for Figures 5, 6, and 7 is given in Figure 9. A function column briefly describes each program step. Add column is the microprogram word address in hexadecimal format. Table 1 shows MC10801 sequencing instructions. INC and JMP are direct transfers of a new address to the microprogram address register, CRO. JEP is used for the five-way program select jump. Program select inputs are connected to the MC10801 \(\phi\) Bus port and program select information
corresponds to the individal program starting address. RSR loads the repeat cycle count into CR1. JSR jumps to the NA input address for a subroutine location and pushes a return address into the LIFO stack. If the subroutine is to be repeated, CRO is pushed into the stack. Otherwise, CR0 plus 1 is loaded in the stack. This repeat function is automatically controlled by the cycle counter internal to the MC10801. RTN pops the LIFO stack into CRO for a subroutine return. In a repeat mode, the
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline FUNCTION & ADD & 1 & NA & 801 CR3 & \(\overline{X B}\) & SH & DATA & ALU & RF & \(\mathrm{CIN}^{\text {I }}\) & P \\
\hline READ & 0 & BSR & 0 & NOP & NOP & NOP & \(R F O \rightarrow D B(F D B)\) & NOP & 0 & - & - \\
\hline "O" RFO, L & 1 & RSA & 8 & \(1 \mathrm{~B} \rightarrow\) CR3(L) & NOP & NOP & IBUS \(\rightarrow\) MDR (IDR) & \(R F O \cdot P \rightarrow\) RFO & 0 & 0 & 0 \\
\hline PROG TEST & 2 & JEP & F & NOP & NOP & NOP & NOP & MDR \(\cdot \mathrm{P} \rightarrow\) MAR & 0 & - & 1 \\
\hline MULTIPLY(P) & 3 & JSR & 5 & NOP & NOP & NOP & \(\oplus B \cup S \rightarrow M D R(\triangle D R)\) & NOP & 0 & - & - \\
\hline END & 4 & JMP & 0 & NOP & NOP & NOP & NOP & NOP & 0 & - & - \\
\hline TEST LINK & 5 & BRC & A & \(\overline{\text { CR31 }} \rightarrow \overline{\mathrm{XB}}(\mathrm{L})\) & NOP & NOP & NOP & NOP & 0 & - & - \\
\hline TEST LSB & 6 & BRC & 9 & NOP & \(\overline{L S B} \rightarrow \overline{X B}\) & NOP & NOP & NOP & 0 & - & - \\
\hline SHR MSB & 7 & INC & - & \(1 \mathrm{~B} \rightarrow \mathrm{CR} 3(\mathrm{~L})\) & NOP & NOP & NOP & ASR RFO \(\rightarrow\) RFO & 0 & 1 & - \\
\hline SHR LSB & 8 & RTN & - & \(\mathrm{B} \rightarrow \mathrm{CR3}(\mathrm{~L})\) & NOP & SHR & NOP & LSR MAR \(\rightarrow\) MAR & 0 & 1 & - \\
\hline SUB & 9 & JMP & 7 & NOP & NOP & NOP & NOP & SUB RFO-MDR•P \(\rightarrow\) RFO & 0 & 1 & 1 \\
\hline TEST LSB & A & BRC & 7 & NOP & \(\overline{L S B} \rightarrow \overline{X B}\) & NOP & NOP & NOP & 0 & - & - \\
\hline ADD & B & JMP & 7 & NOP & NOP & NOP & NOP & \(A D D R F O+M D R \cdot P \rightarrow R F O\) & 0 & 0 & 1 \\
\hline \(A D D(P)\) & C & JMP & 0 & NOP & NOP & NOP & NOP & \(A D D \emptyset B+1 B \cdot P \rightarrow M A R\) & 0 & 0 & 1 \\
\hline \(S \cup B(P)\) & D & JMP & 0 & NOP & NOP & NOP & NOP & \(S \cup B \oplus B-1 B \cdot P \rightarrow M A R\) & 0 & 1 & 1 \\
\hline EXOR(P) & E & JMP & 0 & NOP & NOP & NOP & NOP & \(\emptyset B \oplus I B \cdot P \rightarrow M A R\) & 0 & - & 1 \\
\hline DIVIDE(P) & F & BSR & F & \(\operatorname{DIN}(\overline{\text { XB }}) \rightarrow\) CR3O & NOP & NOP & IBUS \(\rightarrow\) MDR(IDR) & ФBUS•P \(\rightarrow\) RFO & 0 & - & 1 \\
\hline \(\overline{\text { MDR MDR }}\) & 10 & JSR & 2 & NOP & NOP & NOP & \(A L U \rightarrow M D R(A D R)\) & \(M D R \oplus P \rightarrow\) & 0 & - & 1 \\
\hline SL MAR-1 & 11 & JMP & 7 & NOP & NOP & NOP & NOP & SL MAR \(\rightarrow\) MAR & 0 & 1 & - \\
\hline SET L & 12 & INC & - & \(18 \rightarrow C R 3(L L)\) & NOP & NOP & \(A L U \rightarrow M D R(A D R)\) & \(R F O \oplus M D R \cdot P \rightarrow\) & 0 & - & 1 \\
\hline SL MAR & 13 & INC & - & \(1 \mathrm{~B} \rightarrow \mathrm{CR} 3\) (LL) & NOP & SHL & NOP & SL MAR \(\rightarrow\) MAR & 0 & 1 & - \\
\hline SL RFO & 14 & BRC & 6 & NOP & \(\overline{L S B} \rightarrow \overline{X B}\) & SHL & IBUS \(\rightarrow\) MDR(IDR) & SL RFO \(\rightarrow\) RFO & 0 & 1 & - \\
\hline ADD & 15 & RTN & - & NOP & NOP & NOP & NOP & ADD RFO + MDR \(\cdot P \rightarrow\) RFO & 0 & 0 & 1 \\
\hline SUB & 16 & RTN & - & NOP & NOP & NOP & NOP & SUB RFO-MDR•P \(\rightarrow\) RFO & 0 & 1 & 1 \\
\hline SUB TEST & 17 & BRC & c & NOP & \(\overline{Z D} \rightarrow \overline{X B}\) & NOP & \(A L U \rightarrow M D R(A D R)\) & SUB RFO-MDR.P \(\rightarrow\) & 0 & 1 & 1 \\
\hline ZERO TEST & 18 & BRC & 0 & DIN \((\overline{X B}) \rightarrow\) CR3O & \(\overline{Z D} \rightarrow \overline{X B}\) & NOP & IBUS \(\rightarrow\) MDR(IDR) & \(R F O \cdot P \rightarrow\) RFO & 0 & - & 1 \\
\hline ADD TEST & 19 & BRC & E & NOP & \(\overline{Z D} \rightarrow \overline{X B}\) & NOP & \(A L U \rightarrow M D R(A D R)\) & \(A D D R F O+M D R \cdot P \rightarrow\) & 0 & 0 & 1 \\
\hline © MSB TEST & 1 A & BRC & 0 & DIN ( \(\overline{\mathrm{XB}}) \rightarrow\) CR3O & COUT \(\rightarrow \overline{\mathrm{XB}}\) & NOP & \(A L U \rightarrow M D R(A D R)\) & \(R F O \oplus\) © \(\triangle\) US \(\cdot P \rightarrow\) & 0 & - & 1 \\
\hline MSB TEST & 1 B & BRC & E & NOP & COUT \(\rightarrow \overline{X B}\) & NOP & NOP & MAR \(\cdot \mathrm{P} \rightarrow\) MAR & 0 & - & 1 \\
\hline INC & 1 C & INC & - & NOP & NOP & NOP & IBUS \(\rightarrow\) MDR(ICR) & \(A D D\) MAR + P \(\rightarrow\) MAR & 0 & 1 & 0 \\
\hline SUB & 1D & JMP & 0 & DIN \(\rightarrow\) CR30, \(\overline{C R} 30 \rightarrow \overline{X B}\) & NOP & NOP & NOP & SUB RFO-MDR•P \(\rightarrow\) RFO & 0 & 1 & 1 \\
\hline DEC & 1 E & INC & - & NOP & NOP & NOP & IBUS \(\rightarrow\) MDR(IDR) & \(A D D\) MAR + P \(\rightarrow\) MAR & 0 & 0 & 1 \\
\hline ADD & 1 F & JMP & 0 & DIN \(\rightarrow\) CR30, \(\overline{C R 3 O} \rightarrow \overline{X B}\) & NOP & NOP & NOP & \(A D D R F O+M D R \cdot P \rightarrow R F O\) & 0 & 0 & 1 \\
\hline
\end{tabular}

FIGURE 9 - Complete Microprogram for Figures 5, 6, and 7
\begin{tabular}{|c|c|c|}
\hline & DESCRIPTION & FUNCTION \\
\hline INC & INCREMENT & CROPLUS \(1 \rightarrow\) CRO \\
\hline JMP & JUMP TO NEXT ADDRESS & NA \(\rightarrow\) CRO \\
\hline JEP & JUMP TO EXTERNAL PORT & \(\triangle\) BUS.NA \(\rightarrow\) CRO \\
\hline RSR & REPEAT SUBROUTINE & CROPLUS \(1 \rightarrow\) CRO \\
\hline JSR & JUMP TO SUBROUTINE & \(N A \rightarrow C R O\) CROPLUS \(1 \rightarrow\) LIFO \\
\hline JSR & JUMP TO SUBROUTINE (REPEAT) & \[
\begin{aligned}
& \text { NA } \rightarrow \text { CRO } \\
& \text { CRO } \rightarrow \text { LIFO }
\end{aligned}
\] \\
\hline RTN & RETURN FROM SUBROUTINE & LIFO \(\rightarrow\) CRO \\
\hline RTN & RETURN FROM SUBROUTINE (REPEAT) & LIFO \(\rightarrow\) CRO CR1 PLUS \(1 \rightarrow\) CR1 \\
\hline BRC & BRANCH ON CONDITION & \[
\begin{aligned}
& \text { CROPLUS } 1 \rightarrow \text { CRO }(\text { TEST }=0) \\
& \text { NA } \rightarrow \text { CRO } \\
& (\text { TEST }=1)
\end{aligned}
\] \\
\hline BSR & BRANCH TO SUBROUTINE & \[
\begin{aligned}
& \text { CROPLUS } 1 \rightarrow \text { CRO } \begin{array}{l}
(\text { START) } \\
\text { NA } \rightarrow \text { CRO } \\
\text { (START) }
\end{array}
\end{aligned}
\] \\
\hline
\end{tabular}

TABLE 1
Microprogram Flow Commands
cycle counter CR1 is automatically incremented on this instruction. BRC looks at the selected test parameter anddepending on test status executes either an increment or jump to NA inputs. BSR, normally a conditional branch to subroutine, is used to enable the MC10801 Branch input for a jump on start signal instruction.

The NA column in Figure 9 is a jump destination. It is used with all flow instructions except INC and RTN which require no additional information for program flow. The NA field in this system is four bits wide and operates within a 16 -word memory page. Page addressing is part of the 801 CR3 column in Figure 9.

The MC10801 CR3 register holds the memory page address and two shift link bits. This register is parallel loaded on an I Bus to CR3 command, see Table 2. Notice CR3 bit 0 is connected to IB0 in Figure 8. This holds the page address constant on the I Bus parallel load command. The multiply program requires testing status of the shift right link bit for a program flow decision. Testing is accomplished by gating CR3 bit \(\overline{1}\) to \(\overline{\mathrm{XB}}\) and making a program flow decision with a BRC instruction. The last two Table 2 commands control page address. For conditional jumps between pages CR3 bit 0 is loaded from D In connected to \(\overline{\mathrm{XB}}\). Alternately, CR3 bit 0 can be toggled for unconditional jumps.

The remaining fields in Figure 9 are relatively straightforward. \(\overline{\mathrm{XB}}\) can be selectively programmed to \(\overline{\text { zero detect }}\), \(\overline{\mathrm{LSB}}\), or C Out. These are used with the BRC program flow instruction to make decisions in program. The SH R field gates the shift right link bit in MC10801 CR3 bit 1 to carry out of the MC10803. It is disabled for all other arithmetic functions. The SH L field performs a similar
function for the shift left link bit. Additional information on shift operations follows in the paragraph on MC10803 ALU operations.

The data field selects four different MC10803 data transfer functions. FDB transfers the information in RFO to the D Bus for answer display. \(\emptyset D R\) and IDR read the processor inputs and transfer data to the MDR accumulator. ADR routes the ALU output to MDR. This is used to modify the MDR contents as in Figure 9, word 10, or to avoid changing information in RFO or MAR (program words \(12,17,19\), and 1 A ).

The MC10803 ALU selects between RFO, MAR, MDR, \(\phi\) Bus, I Bus, and P for operands. AND and exclusive OR are selected logic functions, with add and subtract selected for arithmetic. These functions combine with the P inputs for special operations: ALU \(=\) zero, word 1; MDR invert, word 10 ; and MAR decrement, word 1E. Five different shift combinations are formed with the ALU, MC10801 CR3, shift, and C In fields, as shown in Table 3. An IB \(\rightarrow\) CR3 in the MC10801 CR3 field connects the shift out to a link bit. The shift field routes link bit to the shift input. Word 11 disables the shift left link allowing C In to become the shift input. Word 13 uses the shift left link for a rotate.

Only selected MC10801 and MC10803 functions have been described as required for this program. They are a small percent of the total combinations available to a system designer. The LSI circuits therefore adapt to a wide range of system architectures and applications. Additional information is available on component data sheets.


TABLE 3
ALU Shift Commands

\section*{THE FINAL SYSTEM}

Figure 10 is a picture of the complete wirewrapped system. The three LSI parts are in 48 -pin quad-in-line packages with memories and SSI in standard 16 -pin packages. IC headers hold discrete resistors and capacitors for the crystal oscillator, start pulse shaper, and power-up reset. The four remaining packages are pull-down resistors as required for ECL signal lines. A 10 MHz clock ( 100 ns microinstruction time) gives program execution times of 500 ns for add, subtract, and exclusive OR. The longest multiply is \(5.3 \mu \mathrm{~s}\) and the longest divide is \(5.2 \mu \mathrm{~s}\). Additional circuits used as pipeline registers would reduce the microinstruction time, but the goal of this project is to keep part count and cost down. System power is under 14 watts including drive for 16 LEDs used to display the answer.

Are bipolar LSI processors fast? This system is designed with the industry's fastest bipolar LSI circuits, the M10800 family, but does not fully utilize the speed potential to minimize part count. Even so, the system performs the 8 -bit 2's complement multiplication approximately 100 times faster than a \(1.0 \mu \mathrm{~s}\) MOS microprocessor, 10 times speed improvement is gained with clock time, and 10 times speed improvement from architecture and microprogramming advantages.


\title{
M6800 SYSTEMS \\ UTLIIZING THE MC6875 CLOCK GENERATOR/DRIVER
}

Prepared by
Stephen R. Bookout
Microprocessor Applications/Systems Engineering

This application note describes the use of the MC6875 clock generator/driver in M6800 based systems. Design examples will demonstrate the capabilities of the driver in systems using slow and/or dynamic memories. Multiprocessing and DMA methods are also covered.

\section*{UTILIZING THE MC6875 CLOCK GENERATOR/DRIVER}

\section*{INTRODUCTION}

Previous methods of implementing MPU clocks ranged from discrete components to expensive hybrid schemes with hardware fixes for dynamic and slow memory handshaking

The MC6875 is a monolithic MPU clock driver containing the dynamic and slow memory handshaking logic. A series resonant crystal with a center frequency of four times the desired MPU operating frequency is all that is required for most systems. For systems in which frequency stability is not critical, R-C networks may be used.

This application note describes the MC6875 clock generator/driver and illustrates its use in M6800 microprocessor systems. Included in the design examples are slow memory, dynamic memory and DMA (multiprocessor) examples.

\section*{PART DESCRIPTION}

The MC6875 clock generator/driver is contained in a 16 pin dual-in-line package. The part uses Schottky devices to provide the high speed needed for fast rise and fall times and reduced propagation delays. Frequency is


FIGURE 1 - MC6875 Block Diagram
controlled by a series resonant crystal or, alternatively, either an RC or LC network may be used. The resonant frequency of the oscillator is buffered and divided to produce the 4 x fo and 2 x fo outputs. The 2 x fo is then used to produce the Memory Clock, MPU \(\phi 1\), MPU \(\phi 2\) and Bus \(\phi 2\). Memory Ready and Refresh Request inputs are internally sampled on alternate edges of 2 x fo enabling the stretch of either \(\phi 1\) or \(\phi 2\). All outputs are capable of driving high capacitance loads typical of unbuffered systems. The MPU \(\phi 1\) and \(\phi 2\) signal outputs provide the necessary \(\mathrm{V}_{\mathrm{OH}}\left(\mathrm{V}_{\mathrm{CC}}-0.6 \mathrm{~V}\right)\) and \(\mathrm{V}_{\mathrm{OL}}\left(\mathrm{V}_{\mathrm{SS}}+0.4 \mathrm{~V}\right)\) capable of driving two MPUs.

The functional block diagram of the internal logic of the MC6875 is illustrated in Figure 1.

\section*{SIGNAL DESCRIPTION}
\(4 \times\) fo, \(2 \times\) fo
A free running oscillator at four times (two times) the MPU's clock rate useful for a system sync signal.

\section*{DMA/Ref Req}

An asynchronous input used to freeze the MPU clocks in the \(\phi 1\) high, \(\phi 2\) low state for dynamic memory refresh or cycle steal DMA (Direct Memory Access).

\section*{DMA/Ref Grant}

A synchronous output used to synchronize the refresh or DMA operation to the MPU.
Memory Ready
An asynchronous input used to freeze the MPU clocks in the \(\phi 1\) low, \(\phi 2\) high state for slow memory interface
MPU \(\phi 1\), MPU \(\phi 2\)
Capable of driving the \(\phi 1\) and \(\phi 2\) inputs on two MC6800s.

Bus \(\phi_{2}\)
An output nominally in phase with MPU \(\phi 2\) having MC8T26 type drive capability which follows MPU \(\phi 2\). Memory Clock

An output nominally in phase with MPU \(\phi 2\) which free runs during a refresh request cycle.

\section*{Power-On-Reset}

A Schmitt trigger input which controls \(\overline{\text { Reset. }}\) A capacitor to ground is required to set the desired time constant. Internal \(50 \mathrm{k} \Omega\) resistor to \(\mathrm{V}_{\mathrm{CC}}\).

\section*{\(\overline{\text { Reset }}\)}

An output to the MPU and I/O devices.
\(\mathrm{X} 1, \mathrm{X} 2\)
Provision to attach a series resonant crystal or RC network.
Ext In
Allows driving by an external TTL signal to synchronize the MPU to an external system.

\section*{CAPABILITIES}

Slow memory access, dynamic memory refresh and DMA are three areas in which the MC6875 can be used to manipulate and control the MPU timing.

Slow memory access is performed by stretching MPU \(\phi 2\), Memory Clock and Bus \(\phi 2\) in the high state while stretching MPU \(\phi 1\) in the low state. Memory Ready is the control signal used to stretch these signals. Memory Ready is normally high and is active (low) only when addresses are valid to a slow memory or slow peripheral. It should be noted that at higher clock frequencies (above 1 MHz ) many of the ROMs, RAMs and peripheral parts with access times sufficient for \(1 . \mathrm{MHz}\) operation will be classified as Slow Parts needing this interface. The timing relationships are given in Figure 2. Memory Ready is sampled internally on the falling edge of 2 x fo. To stretch \(\phi 2\), Memory Ready must be in its low state within the required minimum setup time, and held low for the minimum hold time, with respect to the falling edge of 2 x fo corresponding to the leading of \(\phi 2\) (see MC6875 Data Sheet). Returning Memory Ready to its high state prior to the minimum high setup time referenced to a falling edge of \(2 x\) fo will result in terminating the stretch on the following falling edge of \(2 \times\) fo.

A method of generating Memory Ready is illustrated in Figure 3. \(\overline{\mathrm{CS}}\) is an active low signal developed from the address decode including VMA used to enable the RAM array. This signal is inverted (CS) and used to hold


FIGURE 2 - Slow Memory Timing


FIGURE 3 - Generation of Memory Ready

Memory Ready at a logic " 1 " when addresses are not valid to the slow memory. When addresses are valid the CS signal releases the \(\bar{S}\) input to the MC7479 D flip-flop and allows 2 x fo ANDed 4 x fo to clock the present value of Bus \(\phi 2\) on to the Memory Ready line. This scheme will stretch \(\phi 2\) high for an additional \(1 / 2\) MPU cycle. If additional access time is needed a one shot may be added as indicated by the dotted lines.

Dynamic Memory refresh can be done by cycle stealing using the Refresh Request and Refresh Grant functions of the MC6875. The clock generator will stretch \(\phi 1\) in the high state and \(\phi 2\) in the low state allowing a refresh cycle to occur within the \(\phi 1\) time. Figure 4 illustrates the Refresh Request and Refresh Grant timing requirements for the MC6875. Refresh Request is internally sampled on the positive or leading edge of 2 x fo. To be recognized Refresh Request must be an active (low) prior to the minimum setup time and held low for the minimum hold time, referenced to the leading edge of 2 x fo occurring during the high portion of Memory Clock. If this is performed \(\phi 1\) will be stretched for a total of \(1-1 / 2\) MPU cycles providing Refresh Request is returned to a " 1 " level prior to the minimum setup time preceding the next leading edge of \(2 \times\) fo. Since Refresh Request is an asyn-
chronous signal, Refresh Grant is provided by the MC6875 to indicate to the board requesting refresh that the request has been recognized. Thus the inactive edge of the Refresh Request signal can occur synchronously with Memory Clock. In Figure 5 Refresh Request is generated by clocking a D flip-flop with a refresh clock whose period is the required refresh rate. Refresh Grant is returned from the MC6875 to clock another D flip-flop which enables the Request flip-flop to be reset when the negative (leading) edge of the Row Address Strobe (RAS) occurs. The reset is disabled when the next leading edge of Memory Clock is encountered. Figure 6 illustrates the timing relationship of these signals.

The three basic methods of doing DMA include cycle stealing, multiplexing and halting the processor. Cycle stealing is done in the same manner as dynamic memory refresh. Refresh Request and Refresh Grant become DMA \(\overline{\text { Request }}\) and DMA Grant. When performing DMA by cycle stealing it is important to observe the maximum stretch time the MPU can tolerate. Figure 7 illustrates the timing of DMA transfers by cycle stealing. It should be noted that the DMA controllers must provide the control signals R/W and VMA as well as the address and data lines. If the DMA Bus interface is wire ORed with the MPU Bus, the


FIGURE 4 - \(\overline{\text { Refresh Request//Refresh Grant Timing }}\)

MPU control pin (TSC) can be used to force the MPU Bus drivers to high impedence state. Another alternative would be to use a Bus Switch such as the MC3449.

Multiplexed DMA results in the highest DMA transfer rate since the DMA operation is invisible to the MPU Multiplexed DMA timing is given in Figure 8. This method requires memory access times fast enough to allow a complete read or write cycle to occur within \(1 / 2\) MPU cycle. A sample dual processor design given later will illustrate this technique.

DMA by halting the processor is illustrated in the timing diagram of Figure 9. In this mode the MPU may be halted as long as necessary to perform the DMA as the MPU clock signals are not stretched. This technique is useful when Burst DMA is desired. The DMA controller must provide the halt signal (active low) to the MPU. The MPU will finish the current instruction and respond with a positive transition of BA (Bus available) when the instruction is finished. The DMA controller may then take control of the Bus for transfer.


FIGURE 5 - \(\overline{\text { Refresh Request }}\) Generation


FIGURE 6 - Timing Relationships



FIGURE 8 - DMA Multiplexed

\section*{DESIGN EXAMPLES}

\section*{Typical Buffered System}

In the block diagram of Figure 10 the MC6875 is connected in a typical buffered MPU system. The MC6875 should be located such that the signal path is less than two inches for the MPU \(\phi 1\) and \(\phi 2\). The damping resistors shown at the MPU \(\phi 1\) and \(\phi 2\) inputs should be located as close to the MPU inputs as possible. The value can range from 0 to 30 ohms but the optimum value range is 10 to 20 ohms. These resistors damp the overshoot and ringing typically found in these systems. They also extend the rise and fall times and reduce non-overlap time of the \(\phi 1\) and \(\phi 2\) signals. The block labelled DBE stretch is an optional circuit used with memory peripheral parts requiring longer data hold times. DBE stretch circuits are given in Figures 11a and 11b. These are basic stretch schemes and may be modified to suit the hold-time requirements. DBE may be stretched up to the maximum time allowed by the MPU specification used.

The block labelled Bus Control Logic of Figure 10 is expanded in Figure 12. As shown, this logic controls receiver/driver sections of the MC8T26. The Read Enable (Receiver) is an active low signal enabled only when \(R / \bar{W}\) is high and Bus \(\phi 2\) is high (Read Cycle). The write Enable
(Driver) is an active high signal enabled only when \(R / \bar{W}\) is low, MPU DBE is high and the MPU is not in the halt mode ( \(\overline{\mathrm{BA}}\) high). MPU DBE is used to provide the data hold times required by some memories such as the early 2102.
\(2048 \times 8\) Bit Slow Memory Design Using Silicon Gate MOS 2102

The very first step in designing a memory system is to develop a timing diagram showing the relationship of the MPU timing and the required memory timing for both the Read and Write cycles. Once this is done the designer can easily develop the controller which consists of address decode, R/W and various strobe signals. Figure 13 illustrates these relationships. The memory \(\overline{\mathrm{CE}}\) can be presented to the memory array as soon as the MPU addresses are valid. As described earlier, CE should be used to develop the memory ready signal stretching \(\phi 21.5\) \(\mu \mathrm{s} . \mathrm{R} / \overline{\mathrm{W}}\) to the memory array must wait at least 200 ns after \(\overline{\mathrm{CE}}\) for a write cycle. This can be accomplished by incorporating Bus \(\phi 2\) into the Memory \(\mathrm{R} / \overline{\mathrm{W}}\) signal. See schematic of Figure 14.

\section*{16K x 8 Dynamic Memory Using MCM6604}

Dynamic memory system design has been complicated due to the involved controller. The controller has to


FIGURE 9 - Timing of DMA Transfers by Halting the Microprocessor


FIGURE 10 - Block Diagram


FIGURE 11a - DBE Stretch Circuit (Half Shot Method)


FIGURE 11b - DBE Stretch Circuit (Flip-Flop Method)


FIGURE 12 - Bus Control Logic
provide refresh, R/W and Row and column address strobes. The MC3480, in conjunction with the MC3232A and MC6875 handles all of this with ease. The block diagram in Figure 15 describes a typical 16 K system employing the MC3480. The MC3480 is intended for use with the MC3232A (Address multiplexer and refresh counter) and the MCM6604 4K dynamic RAM. The delay circuit may be manipulated to configure the output timing for other memory types.

Figure 16 is the timing diagram for the MPU, MC3480 and MCM6604. The time delayed inputs, t 1 through t 5 , may be generated by delay lines, one shots, counters or combinational logic, depending on the speed of operation and signals available. One method of generating these delays employing a shift register is shown in Figure 17. The shift register is clocked on the positive edge of 4 x fo and is pre-set on the logical AND of \(4 x\) fo, 2 x fo and fo. Figure 18 uses combinational logic to develop the delayed inputs to the MC3480. With this technique the MC6875 must run slower ( 3.32 MHz Crystal) to align the 4 x fo and 2 x fo signals with the required time delays.

\section*{Multiplexed Dual Processor System}

Several methods exist for designing dual or multi-MPU systems. The multiplexed scheme is the most popular due to its high processing rate. The block diagram of Figure 19 illustrates the technique of swapping the MPU \(\phi 1\) and \(\phi 2\) signals and multiplexing operations on a common memory array. The total system in actuality would contain three buses. One bus for each MPU containing ROM, RAM and I/O and the third bus containing the common RAM. As stated earlier the access time of the RAM and/or I/O used on the common bus will determine the clock period. The same techniques used here for accessing the common area would also be used for DMA access. Figures numbered 20 and 21 indicate the buffered dual processor board and common memory board. Not shown are the main buses containing the required ROM, RAM and I/O. The MPU board is straightforward; note that the MC6875 is directly driving both MPUs. In Figure 21, MC3449s are controlling the address and data bus. \(\phi 2\) controls the selection of Bus 1 or Bus 2 . When \(\phi 2\) is low, Bus 2 is selected and when \(\phi 2\) is high Bus 1 is selected. \(\overline{\mathrm{CS}}\) is then developed by decoding address bits A8 through A15. \(\overline{\mathrm{CS}}\) is then used as a chip select to memory and as an enable to the MC3449s controlling the data bus entry. The \(\mathrm{R} / \overline{\mathrm{W}}\) line is then used to control the direction of the Data Bus. Because of the timing requirement of the MCM6810AL1 and propagation delay of the MC3449s along with the Address and Data buffers, the MC6875 must run slightly slower (approximately 840 kHz ). This technique can be expanded by adding other MPUs sharing common memory with the first MPU. Thus MPU1 becomes a master and the other MPUs are slaves sharing common memory only with the master. (Note: All addresses must be unique.)

\section*{Dual Processor Using Halt}

This technique, as described earlier, is illustrated in the block diagram of Figure 22. For simplicity, it is shown with MPU1 as a master with access to Bus 2 as well as Bus 1. In a user system both MPUs may have access to either bus. In this application access is gained to the second bus


FIGURE 13 - 2102 Timing
by halting MPU2 using a PIA on Bus 1. When MPU2 finishes the current instruction BA will return high switching control of Bus 2 to MPU1 and at the same time indicating to MPU1 that the bus is available. This technique can be used in conjunction with the multiplexed scheme in multiprocessing applications; however, NMOS drivers may have to be used to expand the drive capability of the MC6875.

\section*{Design And Layout Considerations}

Certain precautions must be taken when designing an MC6875 into an M6800 system. It is recommended that:
1. The MC6875 be located such that the MPU \(\phi 1\) and \(\phi 2\) signal paths are within 2 " of the MPU.
2. Damping resistors within the ranges of 10 to 30 ohms should be located as close as possible to the MPU \(\phi 1\) and \(\phi 2\) input pins of the M6800.
3. Refresh Request and Memory Ready be pulled up when not in use.
4. Crystal, RC or L-C controlling networks be located as close as possible to the corresponding inputs of the MC6875.
5. Ground loops be avoided and high frequency bypass capacitor used directly at the MC6875. ( \(0.1 \mu \mathrm{~F}\) ceramic disk)
6. The External Input be grounded if not being used.




FIGURE 15-16K X 8 Memory System Employing MCM6604 (4K RAM)
7. If Dynamic Memory is used the \(\overline{\text { Reset output should be }}\) buffered and the resulting \(\overline{R e s e t}\) be ORed with a debounced Master Reset signal. This is needed since the Power-On-Reset input will disable the dynamic memory refresh.
8. TTL and NMOS loads should not exceed the maximum capability of the MC6875.
9. Crystals be selected with equivalent series resistance of 35 to 60 ohms and that can tolerate a circuit load capacitance of 12.5 to 19 pF . These crystals may be
purchased from Tyco or CTS Knights Inc.

\section*{CONCLUSION}

The MC6875 is a very versatile, reliable and inexpensive clock. It can be tailored to the users' system with a minimum of handshaking logic. As shown earlier, the 2 x fo and 4 x fo outputs are useful in developing various control signals needed with certain memory and I/O parts. The high drive capability make it useful in buffered, unbuffered and dual MPU systems. The clock stretching capability make it useful in Dynamic Memory, slow memory and DMA applications.



FIGURE 17 - Shift Register Delay Scheme


FIGURE 18 - 16K Dynamic RAM Using 4 fo and 2 fo Timing





FIGURE 22 - Dual Processor (DMA) Using Halt

\section*{AN-777}

\section*{A DUAL PROCESSOR SYSTEM FOR USE IN THE EXORciser}

Prepared by:
Raymond H. Naugle
LSI Systems Applications

This application note describes the design of a dual processor system for use in the EXORciser. In this system, the processors have control of a common bus on opposite phases of the clock.

\section*{A DUAL PROCESSOR SYSTEM FOR USE IN THE EXORciser}

\section*{INTRODUCTION}

This paper describes the design of a dual processor system with a minimum of additional circuitry over a single processor system. The system is EXORciser compatible, operating under a common program, EXbug.

\section*{DUAL PROCESSING}

You can increase your system's throughput by using two processors instead of one. The added speed is accomplished by doubling the available processing power which includes increased interrupt handling capability for the same system. The system may also be designed so the cost will be only a little more than a single processor system.

Many configurations are possible when connecting two processors together. Figures 1 and 2 show two implementations each using two processor subsystems connected by some logic interface. Although these figures show two completely separate systems, they may share some common components such as power supplies, clock circuitry, etc. Also, these two implementations may be extended for use in a system with more than two processors.

In Figure 1, PIAs are used for communication between the two systems. The PIA contains two 8 -bit data ports with additional internal logic to take care of the "handshaking" between the two processors when the data is transferred. The PIA can be programmed so that one is an input port and the other is an output port. In this scheme, one processor could handle the peripheral input and some data formatting, then send the data to the second processor for the data maipulation. After the task is complete, the second processor sends formatted data back to the first processor for unformatting and output
to a peripheral. Thus, while the first processor is receiving/transmitting data, the second processor could be doing the "number crunching".

Figure 2 shows a FIFO (First-In First-Out Register) being used for transferring data between the processors. (Shown in the diagram is data flow in one direction, but the same logic could be repeated for data transfer in the other direction.) In this configuration, the first processor may stack data for use by the second processor and the second processor may read data as needed, thus saving processing time from answering interrupts for data being transferred in. Here, the processors are allowed to operate more efficiently.

Another approach to the dual-processor implementation is shown in Figure 3. Here both processors utilize the same bus, operating on opposite phases of the clock. This system eliminates the need for a second bus structure and most of the hardware or software for communication between processors. Since the processor transfers data only during the \(\phi 2\) portion of its clock cycle, it needs to have access to the bus only during this time and not during \(\phi 1\). Therefore, when one processor is in the \(\phi 1\) portion of its clock cycle, the other processor is in its \(\phi 2\) portion and has control of the bus. This doubles the effective speed of the data transfer rate. (Since the bus cycle time has been cut in half, the response time of the bus parts should be checked to insure proper timing.)

Communication between the two processors may now be done in common RAM. This feature saves adding a couple of PIAs or FIFOs plus extra interface logic.

Some other features of this system include eliminating some ROM where common routines may be utilized. If both processors execute the same program, the cost of the total system's ROM will be cut in half.



FIGURE 2 - Dual Processor System Using a FIFO


FIGURE 3 - Dual Processor System
Operating on Opposite Phases

If the same program is used for both processors, each processor will probably need some dedicated "scratchpad" RAM and I/O. Dedicating certain blocks of RAM and I/O. to one processor can be done by including a clock signal as part of the address decoding. If processor A needs a certain block of memory dedicated to it, the clock \(\phi 2\) signal should be included in the address decoding for that block. Then when processor B tries to access that block during its \(\phi 2\) portion of the clock, the clock's \(\phi 2\) is low, thus, that memory block isn't fully addressed and won't respond, while the memory enabled with the clock's \(\phi 1\) signal will respond only to processor B.

\section*{SYSTEM DESIGN}

Of the three dual processor systems described, the latter approach was used because of its simplicity, minimum package count, and common utilization of memory and software. The dual processor system was designed in accordance with the following set of requirements.

First the system will use one EXORciser with little modification, since the EXORciser has the needed bus structure and power supplies.

Second, both processors will execute the software resident to the EXORciser system, namely EXbug. Using this program will eliminate extensive software develop-
ment for the system, since EXbug has routines to load and punch program tapes, change memory, and start execution of the programs entered, along with some program debugging capability.

Third, each MPU must have dedicated memory and I/O to accommodate the EXbug program. The I/O (serial communication utilizing an ACIA) must interface to both a TTY 20 mA loop and an RS-232C terminal interface. In addition, each MPU must have a ROM for vectoring to a system reset address.

Fourth, each processor will operate at a 1 MHz clock cycle time. With both processors operating at 1 MHz , the bus will operate at 2 MHz or 500 ns cycle time. To be included in the clock design is the ability to refresh memory on a "cycle-stealing" basis, thus transparent to the MPU. Also to be included should be the ability to slow the clock to allow data transfer for the slower responding bus parts.

Fifth, when one or both of the MPUs are halted (either by a WAI instruction or pulling the \(\overline{H a l t}\) line low) the address and data bus should go into the highimpedance state, with the exception of VMA. VMA should go to a " 0 " level so erroneous reading and writing does not occur. An option should be included so control of the bus may be taken over during the time when an MPU is in a halt condition.

\section*{CIRCUIT DESCRIPTION}

The EXbug program requires a minimum of an ACIA, RAM, and ROM for its hardware support. These items are needed for program operation and are duplicated for each MPU. The addition of a PIA and its supporting hardware will enable the following EXbug commands: \((; \mathrm{P}), \quad(\mathrm{n} ; \mathrm{P}),(\mathrm{N}),(; \mathrm{N}),(\mathrm{n} ; \mathrm{N}),(\$ \mathrm{~T})\), and \((\$ \mathrm{~S})\). (See the EXORciser User's Guide for command descriptions.) Although not included in this system, the address decoding must allow for the PIA so that no other component on the bus will respond to that address.

Figure 4 shows the memory map for this system. Common user memory is allocated addresses \(\$ 0000\) to \$EFFF (Hex). The EXbug program occupies addresses \(\$ F 000\) to \(\$\) FBFF. The address block \(\$ F C 00\) to \(\$ F F F F\) is a block of memory dedicated to each MPU. In this block is the mutually exclusive hardware support for the EXbug program.

The block diagram for this system implemented as one module for the EXORciser is shown in Figure 5. This system is divided into three blocks plus the MPUs. The three blocks consist of Clock/Control, Bus Interface, and Dedicated Memory and I/O.

\section*{Clock and Control}

The clock and control section is described in two sections: Reset and Clock Design.

Reset. The reset of either the A or the B MPU can be actuated by a number of signals (Figure 6). Both the A and B systems are reset by a power-on reset. When the +5 V power is turned on, the timer ( MC 1455 ) is auto-


FIGURE 4 - Dual Processor System Memory Map
matically triggered and pulls the Master Reset line low, resetting the whole system. When the timer has timed out (about 400 ms ) the reset line is brought high allowing both the A and B MPU to come out of the reset mode and start execution. The Master Reset line may also be pulled low by a signal from the bus. The bus master reset and the power-on reset are wire-ORed so either may cause the whole system to be reset.


FIGURE 5 - Dual Processor System for Use with EXORciser


FIGURE 6 - System Reset

Each MPU also has its own reset line ( \(\overline{\text { Reset A }}\) and \(\overline{\text { Reset B }}\) ) which will reset the respective MPU and the bus parts connected to it. These two reset lines are pulled low each time the entire system is powered up or when the Master Reset line on the bus is pulled low. Also, an individual MPU may be reset by pulling the reset line associated with it ( \(\overline{\text { Reset } A}\) or Reset B) to ground. The reset from the bus is wire-ORed with the reset from power-on/Master Reset so either signal may reset the MPU.

Clock Design. The system clock can be analyzed in two parts: The bus clock and the MPU clock (Figures 7 and 8). The bus clock runs at 2 MHz and provides the \(2 \phi 2\) signal for the bus. Additional circuitry is included in the bus clock to allow for the slow response time of some bus parts and for the refreshing of dynamic memory.

When using dynamic memory, a refresh cycle must be provided to recharge the memory cells. To execute a refresh cycle, the memory module generates a request for refresh ( \(\overline{\text { REF REQ }}\) ) signal. This signal asks the clock for a refresh cycle. On the next \(2 \phi 1\) portion of the clock cycle (see Figure 9A), the clock generates a refresh grant (REF GNT) signal telling the bus that a refresh cycle has been granted and it is now taking place. During the refresh cycle, the \(2 \phi 2\) clock remains low for that cycle of the clock. Since some memory modules need a clock for timing during a refresh cycle, another clock signal is also generated called Memory Clock (MEM CLK). This clock signal is the same as \(2 \phi 2\) except during a refresh cycle it
continues to cycle while \(2 \phi 2\) remains low for that clock period.

Also included in the bus clock design is the ability to stretch the \(2 \phi 2\) or data transfer portion of the cycle. Since the clock period is \(500 \mathrm{~ns}(2 \mathrm{MHz})\) some of the logic interfaced to the bus may not have enough time to respond to the fast rate and requires more time for the data transfer. When an MPU addresses such logic, the logic should respond by pulling the Memory Ready


FIGURE 7 - System Clock Block Diagram


FIGURE 8 - System Clock Schematic


FIGURE 9A - System Clock Timing Diagram - Refresh Cycle, Slow Memory Cycle


FIGURE 9B - System Clock Timing Diagram - Addresses \$F000 to \$FFFF on Bus and Valid


\section*{FIGURE 9C - System Clock Timing Diagram - Data Transfer To and From MPU}
line to ground, asking the clock to stop in the \(2 \phi 2\) portion of the cycle in progress. When the data has transferred, the Memory Ready line is brought high again. (Memory Clock is unaffected by this operation and keeps on cycling.) Therefore, when the Memory Ready signal is brought high, the bus clock output \(2 \phi 2\) waits in the \(2 \phi 2\), or high, portion of the cycle until the Memory Clock signal has completed its \(2 \phi 2\) portion of the cycle. Figure 9B shows the timing when addresses \$F000 to \$FFFF (EXbug portion of memory) are on the bus and valid. This cycle stretching is done to allow for response time of the ROM, RAM, and ACIA.

The MPU clock is a derivative of the bus clock. This clock takes the \(2 \phi 2\) signal from the bus clock section (Figure 8) and uses the negative going edge of \(2 \phi 2\) to toggle a flip-flop, dividing the bus clock by two. The clock outputs of this circuit produce non-overlapping \(\phi 1\) and \(\phi 2\) signals. These signals correspond to the clock inputs to MPU A (MPU B uses \(\phi 2\) as its \(\phi 1\) input and \(\phi 1\) as its \(\phi 2\) input). The \(\phi 1\) and \(\phi 2\) signals used to drive the MPUs are from the outputs of an NMOS address line driver (MC3459). Although these clock signals don't meet the worst case specification for the MPU's clock inputs, they have been found to work satisfactorily.

Since the system operates at 2 MHz , the timing relationships between the MPU and bus must be carefully analyzed. The MPU clock generates non-overlapping \(\phi 1\)
and \(\phi 2\) signals. In this generation, the \(\phi 2\) clock is held low six gate delays longer than the \(\phi 1\) clock signal so the \(\phi 2\) clock is high for a shorter time than \(\phi 1\). Figure 9C shows the timing necessary for data transfer to and from the MPU. (The timing diagram is looking at the bus after the typical delay times on the dual processor module have been included.)

\section*{BUS INTERFACE}

The bus interface associated with each MPU will be enabled only during the \(\phi 2\) portion of that MPU's clock cycle. Since the MPUs operate on opposite phases, each set of drivers/receivers will be enabled only on half of a clock cycle in a non-overlapping fashion. An MPU control signal, Bus Available (BA), is also used to enable the bus interface. The BA signal, when high, indicates the MPU has stopped (either by a Wait instruction or the \(\overline{\text { Halt }}\) line going low) and the bus is available. This signal disables all the bus drivers of that MPU during its normal \(\phi 2\) cycle.

The bus interface (Figure 10) is divided into two sections: The address drivers and the data drivers/receivers. The address drivers buffer the 16 address bits, \(\mathrm{R} / \mathrm{W}\) and VMA. These drivers are enabled during each \(\phi 2\) clock of that MPU unless the BA signal is high, then the drivers are left in the high-impedance state. When the bus is available, the VMA' (see Figure 11) and VMA are normally


FIGURE 10 - Bus Interface Block Diagram
held at a " 0 " level. If some peripheral (i.e., Direct Memory Access) needs the bus, the VMAEXT signal must be used to get VMA on the bus to go to a " 1 " level. Here the peripheral will raise to a " 1 " level the VMAEXT line when the valid address is on the bus for data transfer.

The data drivers/receivers are bidirectional three-state devices. To enable either the drivers or receivers, it requires a combination of the R/W, VMA, BA and \(\phi 2\) signal for the MPU being buffered (Figure 12). The bus drivers are enabled when the MPU's clock is in its \(\phi 2\) portion, \(\mathrm{R} / \mathrm{W}\) is low indicating a write function and BA is low. The bus receivers are enabled when the MPU's clock is the the \(\phi 2\) portion, \(\mathrm{R} / \mathrm{W}\) is high indicating a read function, VMA is high indicating the address is valid and BA is low.

\section*{DEDICATED MEMORY AND I/O}

To minimize the logic needed, the two MPUs and the dedicated memory and I/O were incorporated in one module for the EXORciser system. For each MPU, this will eliminate some of the data bus interface, since the ACIA, RAM, and ROM data lines may be wired directly to the respective MPU. In addition, by placing both A and B sides of the memory and I/O on one module, the address decoding redundancy may be eliminated.

Table 1 shows the address decoding necessary to uniquely decode each component (ACIA, PIA, RAM and ROM) as to its bus address. This addressing is enabled with a signal called \(\overline{\mathrm{FCXX}}\), where address bits A10 to A15 are at a logic 1 level. Also, in the enabling of each component is the clock's \(\phi 1\) or \(\phi 2\) signal, defining which MPU is talking to the bus.

The first two machine cycles after an MPU has been reset, the ROM is enabled and the RAM at the restart vector address is disabled. This offset is added to the ROM so the restart may vector to the proper address. After the first two cycles, the ROM is then addressed in its normal memory location (Figure 13).

The ROM also contains the control character necessary to program the ACIA. EXbug programs the ACIA according to the speed of the terminal, so when a teletypewriter is connected (110 baud), the ACIA is programmed for 1 start bit, 8 data bits, and 2 stop bits. Otherwise, the ACIA is programmed for 1 start bit, 8 data bits, and 1 stop bit. To indicate when a teletypewriter is connected, the TTY input line is grounded (Figure 14).

The TTY and terminal interface is shown in Figure 14. This circuit supports a 20 mA loop for TTY interface and a standard RS-232C terminal interface. Included is a bit rate generator to supply both ACIAs with the proper baud rate for the teletype or terminal connected.


FIGURE 11 - Address Driver Logic

TABLE 1
Address Decoding
(Address Bits A10 to A15=1)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline Device & Addresses & A9 & A8 & A7 & A6 & A5 & A4 & A3 & A2 & A1 & AO \\
\hline RAM 1 & \$FF80 - \$FFFF & 1 & - & 1 & x & \(\times\) & \(\times\) & \(\times\) & X & X & X \\
\hline RAM 2 & \$FFOO-\$FF7F & 1 & - & 0 & x & \(\times\) & \(\times\) & \(\times\) & \(\times\) & x & \(x\) \\
\hline ROM & \$FCFC - \$FCFF & 0 & - & - & - & - & - & 1 & 1 & x & x \\
\hline PIA & \$FCF8 - \$FCFB & 0 & - & - & - & - & - & 1 & 0 & x & x \\
\hline ACIA & \$FCF4 - \$FCF5 & 0 & - & - & - & - & - & 0 & - & - & x \\
\hline
\end{tabular}

Where: \(1=\) High Enable
0 = Low Enable
X \(=\) Address/Register Select
- = Don't Care


FIGURE 12 - Data Drivers/Receivers

\section*{MODIFICATIONS TO THE EXORciser}

A few modifications to the basic EXORciser system were needed for the system to operate properly.

First, the MPU module supplied in the EXORciser must be removed. This is obvious, since the dual-processor system contains both of the MPUs for the system.

Second, U20 (MC7473) on the Debug Module must be removed and a short inserted between pins 13 and 11. This will disable the power-up/restart sequence of the module.

\section*{SUMMARY}

The system as shown has utilized the following features of dual processing.
1. Share common ROM. Both processors share the common EXbug program ROM.
2. Dedicated block of memory. Both processors have exclusively at the same addresses an ACIA, RAM, and ROM.
3. One bus structure. This system shows how a one bus dual-processor system may be implemented. This also includes only one set of power supplies.
4. One clock circuit. This system uses one clock which eliminates duplication of hardware.
5. Both processors operate at 1 MHz . Except when executing the EXbug control program, both processors operate at 1 MHz doubling the overall system throughput. In this system, the EXbug program is used only for loading programs and program debugging. Once the dual-processor system's software has been debugged, the EXbug program is needed only to load the programs and initialize program execution.

After the modifications to the basic EXORciser were completed, the dual processor module was inserted into the EXORciser, terminals connected, and powered up. Both MPUs, automatically reset, started execution of the EXbug progam. A short program was executed in the common user memory to insure both processors operate at the 1 MHz speed.


FIGURE 13 - Dedicated Memory and I/O


FIGURE 14 - Teletypewriter and Terminal Interface

\title{
SYNCHRONIZING TWO MOTOROLA MC6802s ON ONE BUS
}

\author{
Prepared by \\ James Farrell \\ NMOS Microcomputer Applications
}

The Motorola MC6802 Microprocessor is an extremely versatile system tool in many applications. One application that has presented some difficulty has been synchronizing two MC6802's on the same data bus. This application allows each MPU to operate during the half-cycle of \(\phi 2\) (E) that the other MPU is disabled. This permits the added computing power of two MPU's while maintaining the system costs of one data bus. Furthermore, there is no time sacrificed since the half-cycle used would normally be "dead time" on the bus.

Normally, the Xtal and Extal inputs would have a 4 MHz crystal attached or a 4 MHz TTL signal going directly into the Extal TTL input (pin 39). The MPU, internally, divides the incoming frequency by four and derives the external " \(E\) " output from its internally generated \(\phi 2\). Synchronizing cannot be accomplished if each MPU has its own crystal source. The " \(E\) " outputs will be asynchronous. If both MC6802s are driven directly from the same frequency source the enable ( E ) outputs may be \(0^{\circ}, 90^{\circ}, 180^{\circ}\), or \(270^{\circ}\) apart in phasing. There is no synchronizing input pin on the part.

Three problems are inherent in construction of a cost effective Dual MC6802 system:
1. Developing a low cost frequency source to drive the MC6802's external inputs.
2. Phasing the "E" outputs of the MC6802's to be \(180^{\circ}\) apart reliably before the start-up reset is disabled.
3. Insuring the internal propagation delays (sometimes called "slewing") are nearly identical to avoid overlapping of the " \(E\) " outputs when they are high.
The NAND gates labeled " \(A\) " and " \(B\) " on Figure I are used as an extremely low cost frequency source. This approach is reliable and always initializes. The frequency
output is subject to the Temperature Coefficient and tolerance build-up of the parts used.

The MC6802's performance will not be degraded by this small frequency change, but it may be important in the rest of the system. If a better frequency source is needed-lower drift or tighter frequency tolerance-many standard circuits are available.

The NAND gates labeled "C" and "D" in Figure I function as a Phase Locked Loop and "D" synchronizes the phases of the enable outputs to be \(180^{\circ}\) apart. Upon initialization, NAND gate "C" compares the state of the MC6802's enable outputs. If they are in contention (i.e., both outputs are high at the same time) gate "C" disables the oscillator frequency entering the Extal input to MC6802 unit \#2. Gate "C" stops disabling gate "D" when MPU's \#1 and \#2 " \(E\) " outputs are \(180^{\circ}\) out of phase (i.e., in synchronization-see Figure II). The worst case of synchronization will take \(3 \mu\) s to accomplish with a 4 MHz input frequency ( 12 cycles of the input clock).

In order to avoid contentions once the MPU's are in synchronization, it is necessary to assure that the internal propagation delays (slew) are equal. There are two major factors controlling this propagation delay (Figure II). The most obvious is the package. The inherent body and lead frame difference between the plastic and ceramic packages offer different body capacitances to the chip. Since this is a consistent value, no problem will be encountered if the same package is used in both positions. Changes in the chip design will also cause a timing change. It is the nature of the state of the art in the NMOS IC business that the chip will be changed as time goes on. This problem can be avoided by using parts with matching date codes, thereby avoiding using two "different" MC6802's.


FIGURE I -4 MHz Oscillator


FIGURE II - Dual MC6802 Synchronizer Timing

\title{
AN M6800 CLOCK SYSTEM THAT HANDLES DMA AND MEMORY REFRESH CYCLE STEALING
}

\author{
Prepared by \\ Bob Ferguson \\ Computer Systems Engineering \\ Dynamic memory and three-state cycle stealing for Direct Memory Access transfers require a clock generator and priority logic to maintain proper refresh times of the dynamic MPU and dynamic memory. The design presented here demonstrates use of the MC6875 clock generator with an MC6800 MPU.
}

\section*{INTRODUCTION}

Microprocessors are rapidly reaching areas where high speed data transfers using a Direct Memory Access Controller are necessary and yet to be cost effective systems, they must also have dynamic memory. One method of providing a means of stealing cycles from the MPU, for DMA transfers, refreshing memory through cycle stealing, and also providing refresh to an MC6800 dynamic MPU after each cycle stolen, is presented here.

The two key ingredients are the MC6875 clock chip designed for use with the M6800 MPUs, and a priority logic design incorporating Motorola's Low Power Schottky parts to control the priority of cycle stealing requests to the MC6875. The circuit also guarantees refresh to the MPU after each cycle steal before granting the next cycle steal.

\section*{MC6875 CLOCK CHIP}

The MC6875 is a two phase clock generator/driver incorporating Schottky monolithic construction. It is intended to supply the non-overlapping \(\phi 1\) and \(\phi 2\) signals required by the M6800 MPU system. In addition to supplying the system \(\phi 1\) and \(\phi 2\) requirements, it also provides two free running oscillators, one at twice the MPU clock rate ( \(2 \times\) fo) and the second with four times the MPU clock rate ( \(4 \times\) fo). These are useful as system synchronization signals (see Figure 4).

The MC6875 clock chip permits cycle stealing from the MC6800 by holding its MPU \(\phi 1\) output high, its MPU \(\phi 2\) and Bus \(\phi 2\) outputs low, during a cycle steal Grant. Memory \(\phi 2\) continues to run during the Grant, allowing memory to be refreshed or DMA transfers to be done during this time. The Grant output and clock
stretching is the result of a Refresh/DMA Request input to the MC6875 from the requesting area desiring service. (See Figures 1, 2, and 3.)


FIGURE 1 - System Block Diagram

Figure 2 shows the timing relationship for a dynamic memory refresh cycle steal. When the refresh logic issues a request for refresh to the MC6875 clock chip, it should be done 25 ns prior to the rising edge of \(2 \times\) fo. One means of accomplishing this is to use the rising edge of Memory Clock. This allows time enough for setup and at the same time eliminates the need of special logic. Grant is issued by the MC6875 at the beginning of the next cycle following a request input from the Priority Logic. \(\phi 1\) is stretched high during the Grant time plus one half cycle, while Bus \(\phi 2\) and MPU \(\phi 2\) are stretched low. Should a Refresh Request arrive at the Priority Logic while a DMA Grant is going on, the input latch will hold the request. (See Figure 4, U18.)


FIGURE 2 - MC6875 Interface Timing: Dynamic Memory Refresh
Figure 3 shows the timing of a DMA Controller (MC6844) DMA Request and DMA Grant in the threestate control (TSC) steal mode. DMA Request is timed by the DMAC. Note that the DMA Request does not go high again with the receipt of Grant by the DMAC. Rather the DMA Request remains low until the DMAC issues the Tx \(\overline{\mathrm{STB}}\) output. This strobe pulse indicates when a DMA transfer is occurring. The Tx STB time period is when the address valid (VMA) and three-state control (TSC) signals are placed on the system bus. Tx STB also provides the chip select signal, and selects the predetermined address to be input to the peripheral part. (See Figure 5.)


FIGURE 3 - MC6875 Timing: DMA (MC6844)
Three-State Steal Mode

\section*{HOOKUP}

The MC6875 may be operated with a series resonant crystal having an internal impedance of 35-60 \(\Omega\), with an LRC network, or an RC network. In the event a crystal is used, some crystals may require a capacitor in parallel with them. The size necessary would be between 15 to 30 pF . The purpose is to act as a damper so the clock chip does not start at the second or third harmonic of the crystal (Figure 4, point 1).

A power on reset function is built into the MC6875 to enable the M6800 MPU to trap to its power-up vector address. The Power On Reset input should have a capacitor to ground as its only input. Using any type of switching input would result in the loss of memory contents should a Refresh Request be present with the Power On Reset input low. This results because the MC6875 will not service requests for cycle stealing during the time the input is low (Figure 4, point 2).

The two MPU clock outputs \(\phi 1\) and \(\phi 2\) may require a resistor in series with them to the input of the MC6800. This allows for damping. The Bus \(\phi 2\) and the Memory Clock \(\phi 2\) outputs may also require a resistor in series with their outputs to the load. These should all be in the 10 to 30 ohm range (Figure 4, point 3).

\section*{PRIORITY LOGIC}

The Priority Logic was developed to enable the user to refresh dynamic memory with the MC6875 as well as do DMA transfers using a cycle steal method. Since the MC6875 services only one request input, a method of handling more than one request and establishing a priority of one over the other was necessary. The MPU must also be refreshed every \(4.5 \mu \mathrm{~s}\); and therefore, a means of allowing at least 1 cycle through to the MPU is necessary after each cycle stolen.

The Priority Logic functions as an extension of the MC6875. If only one operation (memory refresh or DMA transfer) is to be done, the logic is not necessary for operation of the MC6875.

\section*{LOGIC OPERATION}

A Memory Refresh Request needs to have priority over a DMA Request. This is accomplished by the R-S latch output disabling the DMA Request input (U18-8 to U21-11; Figure 4, point 4). This would then allow U19-6 to go high and replace U20-3 as the input to DMA/Ref Req gate (U21-A). C3 acts to eliminate any glitch during this transition. However, once a DMA/Ref Grant has been given by the MC6875, the requesting side (DMA or memory) will disable the other until the cycle stolen is completed (Figure 4, point 5). Refresh Request input from a dynamic memory board is usually only a pulse except when the MC3480 is used. Therefore, a latch (U18) is provided to hold the request in the event a DMA Request is being serviced.

Two J-K flip-flops are used to allow one cycle of MPU \(\phi 1\) and \(\phi 2\) to be completed in the MPU to refresh its dynamic registers before granting the next request to steal a cycle. The flip-flops are clocked by Bus \(\phi 2\) which is stretched low during a cycle steal. When the request line


goes high for the DMA side or the latch is reset for the memory side, the K input of the respective flip-flop will go high (Figure 4, point 6). The flip-flop will not change until the Bus \(\phi 2\) has had time to produce a pulse of normal duration. Once done the logic for request inputs is enabled (Figure 4, point 7). Contiguous TSC transfer requests are not permitted by this design from a requesting device, nor does the MC6844 perform TSC steal transfers in a contiguous manner.

\section*{SUMMARY}

This paper has shown that the MC6875 may be utilized by many devices using cycle steal transfers or refresh. The MC6844 DMA controller has four channels for DMA operation. With the addition of this part to the system, two floppy disk systems and a high speed data channel utilizing the MC6854 ADLC for bit oriented protocols could be part of the same system. Further, four more DMA channels could be added by increasing the priority
logic by one more stage. Such a system is unlikely, but still it is possible. The MPU board, as it was designed, was for use in Motorola Microsystems EXORciser, a multi-board system. Because of this, three-state buffers and drivers were added to the MPU board and the ADLC-DMA board. Should the designer wish to leave off these extra parts, all but the three-state buffers for the DMA address lines may be removed and retain the two cycle loss of MPU time. The three-state function of the MC6844 takes up to 700 ns to become effective after Tx STB has gone high. Therefore, the ability to immediately begin MPU operations is impaired. Should the designer choose to leave off the MC6889 buffers, provision to keep the DMA Request input low at the priority logic for one additional cycle would be required. This would keep the MPU \(\phi 1, \phi 2\) and Bus \(\phi 2\) clocks stretched while the DMA address lines reach the high-impedance mode. However, this would result in three cycles of MPU time for each TSC steal operation.

\section*{REFERENCES}

Bookout, Steve, "M6800 Systems Utilizing the MC6875 Clock Generator/Driver," AN-775, Motorola Semiconductor Products Inc.
MC6875 Data Sheet, Motorola Semiconductor Products Inc.
MC6844 Data Sheet, Motorola Semiconductor Products Inc.
"M6800 EXORciser User's Guide," Motorola Semiconductor Products Inc.

\title{
MC6801/03 PORT EXPANSION
}

Prepared by
Arnold J. Morales
Application Engineer

\section*{MC6801/MC6803 PORT EXPANSION}

The I/O capabilities of the MC6801 / 03 can be easily expanded. In effect, the number of I/O ports available can be increased to accomodate user needs with simple designs utilizing relatively inexpensive parts.

This application note describes several methods of port expansion.

\section*{MC6801/03 EXPANDED MULTIPLEXED}

MODE PORT EXPANSION
Figure 1 illustrates several methods for increasing the I/O capability of the MC6801/03 in the expanded multiplexed modes.* All these methods utilize ICs interfaced to the data bus.

Figure 1a shows a means of using the SN74LS374 as a latched input port. A strobe from a remote peripheral or MPU is used to latch data into the LS374. The MC6801/03 can read the latched contents of the LS374 by pulling \(\overline{\mathrm{O} . \mathrm{E}}\). low utilizing \(\mathrm{E} \cdot \mathrm{I} / \mathrm{O}\) Select as shown. When not selected the LS374 is held in a high-impedance state, thus eliminating data bus contention.

The SN74LS374 can also be used as a latched output port, as shown in Figure 1b. Data from the MC6801/03 is latched into the LS374 on the falling edge of E when I/O Select is high. Latched data can be continuously presented to the remote peripheral or MPU by tying \(\overline{\mathrm{O} . \mathrm{E}}\). low, as shown, or can be gated by the remote peripheral by an appropriate "I/O Select" logic control of \(\overline{O . E}\).

An unlatched input port can be designed using a SN74LS244, as shown in Figure 1c. The octal three-state buffer presents data to the data bus with E•I/O Select and is particularly suited for MPU read of switches using polling. Once again, when not "selected," this peripheral is held in a high-impedance state, thus eliminating bus contention on the data bus.

A more straightforward approach to port expansion is illustrated in Figure 1 d . Here an MC6821 is used to yield a net gain of two handshaking bidirectional ports. The MC6801/03 is compatible with all 6800 family peripherals, including the MC6821. Programming, pinout, and interface information for the MC6821 is provided in its data sheet, readily available from Motorola field offices and distributors.

\section*{MC6801/03 SCI PORT EXPANSION}

Port expansion is possible using the MC6801/03 SCl (Serial Communications Interface) operated in the standard NRZ format. This format consists of a start bit (low), eight data bits, and one stop bit (high). When no data is being sent the line is held high, indicating an idle line.
All the SCl port expansion schemes described in this application note utilize the SCl clock brought out externally from the MC6801/03 as provided by a software option.

\section*{SCI PORT OUTPUT EXPANSION}

Figure 2 shows a means of expanding the SCI to 16 sets of 4 -bit nibbles yielding \(64 \mathrm{I} / \mathrm{O}\) output lines.

The key element of this circuit is the start-bit recognition system. The serial bit stream is inverted before reaching the SN74LS164 serial-in, parallel-out shift register. An idle line, therefore, loads the shift register and the two LS74's (U2, U3) with zeros. The SN74LS154 decoder is consequently disabled with \(\bar{E}\) high, keeping its outputs high. During this time no clocking is provided to the SN74LS175's, and their data outputs are unchanged.
Data transmitted out of the SCl is preceded by a start bit. This low start bit is inverted and clocked through the LS164 and the LS74's as a high. One-half clock time after the start bit is clocked into F/F U2, it is clocked into F/F U3. At this time the eight SCI data bits are in the LS164. The LS154 is enabled and decodes the four SLB's of the data (transmitted first). The four MSB's of the SCI data byte are I/O output data and are tied to all LS175's with appropriate buffering.
Decoding by the LS154 clocks the addressed 175, latching in the data.
One-half SCI clock time later, the LS164 is cleared by driving the \(\overline{M R}\) pin low. F/F U2 is also cleared. The system is now ready for another SCl data byte. If no more data is transmitted, 1 's are transmitted indicating an idle line and output data remains unchanged.
Figure 3 illustrates a scheme for expanding the SCl port to an 8 -bit output port.

\footnotetext{
*The MC6803 is limited to expanded multiplexed (modes 2 and 3) operation.
}


FIGURE 1 - MC6801/MC6803 Expanded Multiplexed Mode Port Expansion


FIGURE 2 - Latched SCI Output Expansion


FIGURE 3 - SCI Latched Port Expansion

Once again, the SCl bit stream is inverted and an idle line clocks zeros (lows) into the LS164 and LS74's. In this idle state the SN74LS377 octal "D" F/F is disabled with \(\bar{E}\) high so no new data can be latched in, and the \(\overline{M R}\) pin of the LS164 is held high, enabling clocking of serial input data.
When SCl data is transmitted the start bit is inverted and clocked through the LS164 as a one (high). When the start bit is clocked into the first F/F (U3), the LS377 is enabled. One-half SCI clock time later, the eight data bits in the LS164 are latched into the LS377. At the same time the start bit is clocked into the second \(F / F(U 4)\) and its \(Q\) output, with appropriate propagation delay, goes low, pulling LS164 \(\overline{\mathrm{MR}}\) low, thus resetting it to all zeros. At this time the system is ready for a new SCI data byte. If the SCI line goes idle (no new SCl data bytes), the LS377 output remains unchanged.
The output of the LS377 is inverted. Non-inverted outputs can be effected by simply complementing data for MC6801/03 SCI transmission, using the appropriate "complement" op code.

\section*{SCI PORT INPUT EXPANSION}

Figure 4 illustrates a parallel-to-serial interface, designed to input keyboard ASCII characters and clock the data serially into the MC6801/03 SCI port.

The SN74LS165 "serial in" line is tied high so that during an idle period (no keyboard data) 1's are clocked through the LS 165 and F/F U4 into the SCI. The SCl thus sees an idle line. F/F U1 and F/F U2 are cleared at this time.

When a key is punched the keyboard strobe clocks a high into F/F U1. This high is clocked into F/F U2 on the falling edge of the SCl clock. When the SCl clock next goes high, F/FU1 and F/FU4 are cleared and LS165 (U3) \(\overline{\text { P/L }}\) is driven low, latching the keyboard data. The output of F/F U4, a low, is the start bit. U2 is driven low on the next high-to-low SCl clóck transition.
Data is now clocked into the SCl by the SCl clock. Ones (highs) are clocked into the SCl after the eight data bits are clocked in, indicating an idle line. At this time the interface is ready for more data.

Care must be taken to insure that "repeat" characters are not sent by the keyboard while characters are being clocked into the SCl .

\section*{MC6801 PORT 3 OUTPUT}

\section*{EXPANSION WITH HANDSHAKING}

Port 3 of the MC6801 operated in the single chip mode can be easily expanded using SN74LS377 octal D flipflops. Figure 5 illustrates one method of expanding port 3 to two 8 -bit output ports with handshaking.

The "D" inputs of each LS377 are tied to port 3. Port 4 bit \(O(P 40)\) is used to select one of the LS377s and deselect the other by controlling the respective \(\overline{\mathrm{E}}\) inputs

When data is written to pert 3 , the port 3 strobe (OS3) clocks both LS377's. Only the selected LS377, however, will latch in the data. Nand gates are used to generate the appropriate strobe, OS3A or OS3B.

Further expansion is possible using two or more port 4 outputs for LS377 selection. Software initialization must include setting bit 4 in the Port 3 Control/Status register (\$OF), so that the OS3 strobe is generated by a write to port 3.

\section*{MC6801 PORT 3 INPUT}

EXPANSION WITH HANDSHAKING
Input expansion of port 3 is illustrated in Figure 6 with the MC6801 operated in the single chip mode.

Initially, F/F U3 and U4 are set. When data is strobed into one of the LS374's, one of the LS74 flip-flops is also strobed, clocking its Q output low. When either LS374 is strobed, the \(\overline{\mathrm{IS3}}\) pin of the MC6801 is driven low, setting the IS3 flag in the Port 3 Control/Status Register. Setting the IS3 IRQ1 Enable bit in the Port 3 Control/Status Register enables the IS3 flag to generate an IRQ1 interrupt, vectoring the MPU to a routine for servicing port 3.

When data is strobed into port \(A, F / F\) U4 is clocked and its \(Q\) output goes low, enabling the output of U1 and making the output of U 2 high impedance. When data is strobed into port \(B\) the \(Q\) output of \(F / F U 4\) remains high, enabling the output of U2 and making the output of U 1 a high impedance. The Q output of F/FU4 is also tied to port 4 bit 0 , programmed as an I/O input.

The MC6801 software responds to the IS3 flag by polling port 4 bit 0 to determine which port has data. The software then reads port 3 data, thus generating an OS3 strobe which sets F/F U3 and U4. The system is now ready for new data.

Software initilization must include initializing the Port 3 Control/Status Register (\$OF). The IS3 interrupt enable bit (bit 6) may be set if desired. The Output Strobe Select bit (bit 4), cleared during reset, must remain cleared so that the OS3 strobe is generated by an MPU read of port 3. The latch enable bit (bit 3), also cleared during reset, must remain cleared so the port 3 latches remain transparent. Port 3 latching is external in this circuit.

Initialization should also include a read of port 3 to set F/F U3 and U4.

Measures must be taken to insure that data is not strobed into one port while data in another port is being processed. One approach is to inhibit peripheral writes to the port while the output of U5 is low, indicating that port 3 servicing is in progress. Further arbitration logic must be included if the possibility exists of data being strobed into both ports simultaneously.


FIGURE 4 - SCI Keyboard Interface


FIGURE 5 - MC6801 Port 3 Expansion (Output)


FIGURE 6 - MC6801 Port 3 Expansion (Input)

\title{
A LOW-COST TERMINAL USING THE MC6801
}

Prepared by:
ARNOLD J. MORALES
Applications Engineer

An efficient low-cost terminal is now possible using an MC6801 Microcomputer, an MC6847 Video Display Generator (VDG), an MC1372 RF Modulator, and a television set.
The MC6801 is well suited for application as a terminal controller. Its four ports, on-chip programmable timer, ROM, RAM, and SCI (Serial Communications Interface) comprise all the essentials for controlling a terminal.
The four ports allow for easy keyboard and mode-select switch interface while still retaining full 64 K byte address capability. The programmable timer is well-suited for cursor and bell timing, and the SCI needs only RS- 232 interface buffers for use by the terminal. The on-board ROM is 2 K bytes, allowing plenty of "software room" beyond the 500 bytes necessary for basic terminal operation. The on-chip RAM is 128 bytes, suitable for program stack and scratch-pad memory.

The MC6847 VDG and the MC1372 RF Modulator make possible the use of a conventional, unmodified television as a monitor. The MC1372 interfaces directly with the television 75 ohm antenna terminals.

These Motorola devices form the nucleus of the terminal described in this application note. The terminal uses a total of only 15 devices. This number can be reduced to 13 by using transistors for the RS-232 interface.

\section*{DESCRIPTION}

The terminal provides the user with the choice of two data formats: Industry Standard Mark/Space (NRZ)* and Biphase. As shown in Figure 1, each format consists of a start bit (low), eight data bits, and one stop bit (high).

Most users prefer the NRZ format which is a universal standard. The Bi-phase format, however, has advantages that will be useful in many applications; it is more immune to noise and can tolerate a bit-rate drift of up to \(25 \%\).

Four Baud rates per MPU operating frequency are software selectable, as shown in Figure 2. Baud rates not listed can be generated by selecting a crystal to give the desired Baud rate or by using an external clock to drive the SCI, an MC6801 option.

Baud rate, format, and SCI clock source options are controlled by the Rate and Mode Control Register in the MC6801, as shown in Figure 2. For simplicity, user control of this register is determined by a set of four DIP switches (S0-S3) which are set by the user in the same format as called for by the register. Other options, paging or scrolling and full or half duplex, are also selected by DIP switches (S4-S5). These switches are continually polled by software and can be changed "on the fly."

The terminal recognizes most widely-used control characters, including:

Line Feed (LF)
Carriage Return (CR)
Backspace (BS)
Bell (BEL)
Clear Screen (SUB)
Cursor Forward (FF)
Cursor Up (VT)
The cursor blinks and is non-destructive; that is, it can be moved over any displayed character without changing the character. The cursor will simply blink over the character, with the character appearing each time the cursor is "off."

The display format is controlled by the MC6847 VDG which displays a complement of 646 -bit ASCII characters in a 32 (across) by 16 (down) format.


Figure 1. SCI Data Formats
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\(x\) & \(x\) & \(x\) & \(x\) & \(C C 1\) & \(C C O\) & \(S S 1\) & \(S S O\) \\
ADDR:\$0010 \\
\hline
\end{tabular}

Rate and Mode Control Register (RMCR)
\begin{tabular}{|c|c||c|c|c|}
\hline & & \(4 f_{0}-\mid\) & 2.4576 MHz & 4.0 MHz \\
\cline { 2 - 5 } SS1:SS0 & E & 614.4 kHz & 1.0 MHz & 1.9152 MHz \\
\hline 0 & 0 & +16 & \(26 \mu \mathrm{~s} / 38,400\) Baud & \(16 \mu \mathrm{~s} / 62,500\) Baud \\
0 & 1 & +128 & \(208 \mu \mathrm{~s} / 4,800\) Baud & \(128 \mu \mathrm{~s} / 7812.5\) Baud \\
1 & 0 & +1024 & \(1.66,800\) Baud \\
1 & 0 & \(1.67 \mathrm{~ms} / 900\) Baud & 1.000 Baud \\
1 & 1 & +4096 & \(6.67 \mathrm{~ms} / 150\) Baud & \(4.096 \mathrm{~ms} / 244.6\) Baud \\
\hline
\end{tabular}

SCI Bit Times and Rates
\begin{tabular}{|c|c|c|c|}
\hline CC1:CCO & Format & \begin{tabular}{c} 
Clock \\
Source
\end{tabular} & \begin{tabular}{c} 
Port 2 \\
Bit 2
\end{tabular} \\
\hline\(\infty\) & Bi-Phase & Internal & Not Used \\
01 & NRZ & Internal & Not Used \\
10 & NRZ & Internal & Output \\
11 & NRZ & External & Input \\
\hline
\end{tabular}

SCI Format and Clock Source Control

Figure 2. SCI Baud Rate and Format Options

\section*{ASSEMBLY OF THE TERMINAL}

The MC6801 can be configured to operate in three basic modes: single chip mode (single chip microcomputer), expanded non-multiplexed mode ( 256 byte external address capability), and expanded multiplexed mode ( 64 K byte external address capability). Several expanded multiplexed modes give the user choices of combinations of on-chip or external RAM, ROM, and interrupt vectors. Table 1 shows a summary of these operating modes.
The terminal presented in this article uses an MC6801 operated in Mode 2. This mode configures the MCU for 128 bytes of on-chip RAM, external ROM, external interrupt vectors, and uses an MCM2708 EPROM for easy software development. Fully developed software can be "masked" into the MC6801 on-chip ROM. The MCU can then be operated in expanded multiplexed Mode 6, which uses the on-chip ROM and RAM, with only an MC6801 mode select design change. As an alternative, the MC68701, with its onchip 2K EPROM, can be used for development. An MC6803 can be used instead of an MC6801 in terminals using an external EPROM or ROM.
The MC6801 has four ports. In the expanded multiplexed modes, Port 1 is used for general I/O, Port 2 for mode selection and SCI/Timer I/O or for general I/O, Port 3 for multiplexed data and lower order addresses (A0/D0-A7/D7), and Port 4 for higher order addresses (A8-A15).
Port 2 has only five pins associated with it, as shown in the schematic of Figure 3. Pins 8 (P20), 9 (P21), and 10 (P22) of Port 2 are dual purpose pins. On the rising edge of RESET, the MC6801 latches the logical state of these pins as the upper three bits of the Port 2 register. These are read-only bits, and have no pins directly associated with them. They are the "mode control" bits and their states determine the operating mode of the MCU. The mode select voltages are applied to pins 8,9 , and 10 through pull-up resistors so that immediately after RESET, pin 8 can be used for the Timer input, pin 9 for the Timer output, and pin 10 for the SCI clock input (if used).
Pins 11 and 12 of Port 2 are used by the SCI. MC1488 and MC1489 line drivers are used as the RS-232 interface. The onboard SCI controls all serial communications, serving the function of a UART.

Seven pins of I/O Port 1 are used for keyboard ASCII input. The Timer is used to latch the keyboard strobe.
The keyboard must generate a strobe at least 2 MCU cycles in duration with each keyboard entry. This strobe is tied to pin 10, the Timer input. An input edge detector tied to this pin sets a flag (Input Capture Flag) in the MCU Timer Control/Status Register each time a key is depressed. The software polls this flag for keyboard servicing.
A simple bell circuitry using two NAND gates is used to generate a 4 kHz tone. Software gates the bell using the MCU Timer output, pin 9 .
The terminal operating mode switches are read through an MC74LS244 octal three-state driver at address \(\$ 3800\). A simple switch and pull-up arrangement is used for mode selection.
The display circuitry consists of the MC6847 Video Display Generator, the MC1372 Modulator, two MCM2114 RAMs, and associated circuitry. The VDG is operated in the Alphanumeric Internal mode to display characters in a 32 (across) by 16 (down) format and in the Semigraphics 4 mode to display the cursor. Both interlaced (MC6847Y) and noninterlaced (MC6847) versions of the VDG are available.
The VDG is clocked by the MC1372 at a 3.58 MHz colorburst frequency. It reads data sequentially from display RAM and, in this terminal, uses an on-chip character generator to produce the alphanumeric displays. Two MCM2114s are used as the display RAM. Only 512 bytes of display RAM are needed for the Alphanumeric and Semigraphic 4 modes, so only nine VDG address lines are used. A tenth address line (A9), held high by the VDG, is connected to the MCM2114s to ensure proper address decoding.
The MCU also has access to the display RAM in order to change displayed characters. To avoid contention for the display RAM the MS pin of the VDG is pulled low whenever the MCU accesses the RAM, forcing the VDG address port to a high impedance. To avoid a noisy display during MCU writes to the RAM, the MCU reads the state of \(\overline{\mathrm{HS}}\), which goes low during horizontal retrace, through Port 1 bit 7 (pin 20). The MCU will write to the display RAM only during horizontal retrace when \(\overline{\mathrm{HS}}\) is low.

Table 1. Operating Mode Summary
\begin{tabular}{|c|c|c|c|c|c|c|c|l|}
\hline Mode & P22 & P21 & P20 & ROM & RAM & \begin{tabular}{c} 
Interrupt \\
Vectors
\end{tabular} & \begin{tabular}{c} 
Bus \\
Mode
\end{tabular} & \multicolumn{1}{|c|}{\begin{tabular}{c} 
Operating \\
Mode
\end{tabular}} \\
\hline 7 & H & H & H & I & I & I & I & Single Chip \\
\hline 6 & H & H & L & I & I & I & Mux & Multiplexed \\
\hline 5 & H & L & H & I & I & I & NMux & Non Multiplexed \\
\hline 4 & H & L & L & I & I & I & I & Single Chip Test \\
\hline 3 & L & H & H & E & E & E & Mux & Multiplexed/No RAM or ROM \\
\hline 2 & L & H & L & E & I & E & Mux & Multiplexed/RAM \\
\hline 1 & L & L & H & I & I & E & Mux & Multiplexed/RAM and ROM \\
\hline 0 & L & L & L & I & I & I & Mux & Multiplexed Test \\
\hline
\end{tabular}

Legend:
\[
\begin{gathered}
\text { I - Internal } \\
\text { E }- \text { External } \\
\text { Mux }- \text { Multiplexed }
\end{gathered}
\]
\[
\begin{gathered}
\text { NMUX - Non-Multiplexed } \\
\text { L - Logic "0" } \\
H \text { - Logic "1" }
\end{gathered}
\]


Figure 3. Schematic

The VDG outputs chrominance ( \(\phi \mathrm{A}, \phi \mathrm{B}, \mathrm{Y}\) ) and chroma bias (CHB) to the MC1372 Modulator which generates composite video for the television. The Modulator is clocked by a 3.58 MHz crystal and its TTL compatible clock output (pin 1) is used to drive the VDG.
C 1 is used to adjust the clock frequency; R 1 is used to adjust the clock duty cycle.

\section*{SOFTWARE}

The software initializes the MC6801, services characters from the RS-232 communication link and from the keyboard, controls character display, and controls the bell.

\section*{INITIALIZATION}

The software first configures Port 1 , used to read the keyboard, as a data input port by clearing the Port 1 Data Direction Register. It then clears the Timer Control/Status Register. This disables all Timer interrupts and programs the Timer Input Capture Flag to become set whenever a high-tolow transition is applied to the Timer input pin. This pin is tied to the keyboard strobe.

The software then enables the SCI transmitter and receiver and programs Port 2 for Timer and SCI I/O. It then reads the terminal mode switches and jumps to subroutine CHGWO, which loads the mode word into STATWO, a scratch-pad register, for later comparison.

The display RAM consists of 512 bytes located in addresses \(\$ 2000\) through \(\$ 21 \mathrm{FF}\). For scrolling purposes the software loads display RAM locations \(\$ 2200\) through \(\$ 2220\) with ASCII "blanks." It then jumps to subroutine BLANK, which clears the screen, then loads the index register with \(\$ 2000\). The index register is used as a screen pointer and \(\$ 2000\) is the first screen location.

\section*{MAIN PROGRAM}

The main program is essentially a loop which writes the cursor, branches to subroutine TIMER which controls the terminal, erases the cursor, then branches back to TIMER.

Since the terminal interprets only 6 -bit ASCII, data bit seven in the display RAM is left free for use as a VDG control bit and is used by this terminal to control \(S / \bar{A}\) for displaying the cursor. When S/ \(\bar{A}\) is low the VDG is in the Alphanumeric Internal mode and will display ASCII characters. When S/ \(\overline{\mathrm{A}}\) is high the VDG is in the Semigraphics 4 mode and will display a color block in one of eight colors. The software used in this terminal selects a green cursor by writing \(\$ 80\) into the display RAM location pointed to by the index register.

Subroutine TIMER first checks for changes in the terminal operating mode by jumping to subroutine CHKSTA. CHKSTA reads the switches and compares their settings to the last setting stored in register STATWO. If switch selections have changed, CHKSTA will load a new value into STATWO and reprogram the SCI. Otherwise, TIMER continues by loading register TEMPX with a value (\$7FF) which controls cursor duration. This value will be decremented to zero at which time the cursor will be removed. With each decrement the keyboard and SCI are serviced by subroutines CHKC and SERRX.

The cursor is removed by replacing it with the contents of SAVCHR, a register that stores the character in the location pointed to by the index register (screen pointer). TIMER is used once again to provide delay.

Subroutine CHKC services the keyboard by first checking the Timer Input Capture Flag for the presence of a keyboard strobe. If the flag is not set, the program returns to subroutine TIMER. If the flag is set, CHKC clears the flag and transmits the keyboard character out of the serial port. CHKC then reads STATWO and tests for full duplex selection. If the mode is half duplex, the character is displayed by subroutine DISPL. If the mode is full duplex, no character is displayed at this time but will be displayed by subroutine SERRX, which services the SCI.

CHKC then jumps to subroutine ENDSCN to test for end of screen and pages or scrolls if necessary according to the user mode selection.

Subroutine SERRX services SCI input characters by testing the Receiver Data Register Full flag in the Transmit/Receive Control and Status Register. If no character is present, the program returns to TIMER. If a character is present, it is displayed by DISPL. The program then jumps to ENDSCN to test for end of screen, then returns to TIMER.

Figure 4, the program flowchart, offers a detailed outline of the program. Figure 5 contains the program listing.

\section*{FURTHER DEVELOPMENT OF THE TERMINAL}

The terminal can be further developed to meet many user requirements with few hardware and software changes. Two improvements are particularly worth considering: interrupt drive and graphics capability.

\section*{INTERRUPT DRIVEN TERMINAL}

A completely interrupt-driven terminal is possible with very few changes in the software. Polling of the Timer Input Capture Flag is used to detect the presence of keyboard characters. Polling of the SCI Receiver Data Register Full Flag is used to detect the presence of characters received from the serial link. The MC6801 can be programmed to generate a vectored interrupt when each of these flags is set, eliminating the need for polling.

The input capture interrupt is enabled by setting bit 4 in the Timer Control and Status Register. The vector for this interrupt is at \$FFF6. The SCI interrupt is enabled by setting bit 4 in the Transmit/Receive Control and Status Register. This interrupt vector is at \$FFF0.

Polling of the mode-select switches can be eliminated by reading the switches once during initialization.

\section*{COLOR GRAPHICS}

The capability for graphics is designed into the VDG. All that is needed is an addressable latch to control the VDG mode pins, more display RAM, and software development.
Table 2 contains a detailed description of the VDG operating modes. The column labeled "VDG PINS" lists all the VDG mode control pins. The terminal presented in this article operates only in the Alphanumeric Internal (internal character generator) and Semigraphics 4 modes. Therefore,
only the pins labeled \(\mathrm{S} / \overline{\mathrm{A}}\) and \(\overline{\mathrm{MS}}\) are used, with the other control pins tied to ground. By tying these unused pins to an addressable latch under software control the terminal can be placed in the graphics modes, and the alphanumeric displays can be inverted.
The column labeled "COMMENTS" gives a description of each mode. Of particular importance in these descriptions is the RAM necessary for each of these modes. As the display density increases (color control of smaller areas), the RAM required increases. The densest modes (Color Graphics Six and Resolution Graphics Six) require 6 K bytes of RAM.
Data in the display RAM controls the display. In the alphanumeric modes the data is interpreted by the VDG as six-bit ASCII code. In the graphics modes the data controls
the color of each display element. The VDG can display up to eight colors, excluding black. However, the number of colors selectable varies according to the mode of operation as described in Table 2.
The VDG operating modes can be changed "on the fly" if the mode is changed during \(\overline{\mathrm{HS}}\) on the proper line count. Therefore, displays combining graphics and alphanumerics are relatively easy. A screen line counter, an addressable latch for VDG mode control, and software are all that is required.
Software for displaying charts and graphs have already been written for demonstration purposes by Motorola, and "3D" graphics (displays in perspective) are being developed.


Figure 4. Program Flowchart


Figure 4. Program Flowchart (Continued)


Figure 4. Program Flowchart (Continued)


Figure 4. Program Flowchart (Continued)


Figure 4. Program Flowchart (Continued)


Figure 4. Program Flowchart (Continued)


Figure 4. Program Flowchart (Continued)


Figure 4. Program Flowchart (Concluded)


Figure 5. Program Listing


Figure 5. Program Listing (Continued)


Figure 5. Program Listing (Continued)


Figure 5. Program Listing (Continued)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline PAGE & 005 & DMB & TRM & & & & \\
\hline 00233A & FD5B & 27 & 5B FDB8 & & BEQ & FWDC & \\
\hline 00234A & FD5D & 81 & 0B A & & CMPA & \# \$0B & TEST FOR UP CURSOR \\
\hline 00235A & FD5F & 27 & 67 FDC8 & & BEQ & UPCUR & \\
\hline 00236A & FD61 & 39 & & & RTS & & DEFAULT BACK \\
\hline 00237A & FD62 & D6 & FF A & LINEF & LDAB & SAVCHR & \\
\hline 00238A & FD64 & E7 & 00 A & & STAB & 0, X & \\
\hline 00239A & FD66 & C6 & 20 A & & LDAB & \#\$20 & \\
\hline 00240A & FD68 & 3A & & & ABX & & INCREMENT SCRNPTR 1 LINE \\
\hline 00241 A & FD69 & DF & FC A & & STX & TEMPX & \\
\hline 00242 A & FD6B & DC & FC A & & LDD & TEMPX & \\
\hline 00243 A & FD6D & 81 & 22 A & & CMPA & \# \$22 & SCRNPTR OFF SCREEN? \\
\hline 00244 A & FD6F & 26 & 11 FD82 & & BNE & SAND1 & \\
\hline 00245A & FD71 & 8D. & 24 FD97 & & BSR & SCROLI & IF SCRNPTR OFF SCRN, SCROLL \\
\hline 00246A & FD73 & DC & FC A & & LDD & TEMPX & \\
\hline 00247A & FD75 & C4 & 1 F A & & ANDB & \#\$1F & GET HORIZ POS OF SCRNPTR \\
\hline 00248A & FD77 & 3A & & & ABX & & \\
\hline 00249A & FD78 & 39 & & & RTS & & \\
\hline 00250A & FD79 & D6 & FF A & CARRET & LDAB & SAVCHR & \\
\hline 00251A & FD7B & E7 & 00 A & & STAB & 0, X & \\
\hline 00252 A & FD7D & 8C & 2000 A & MAS5 & CPX & \#\$2000 & SCRNPTR ALREADY AT LIMIT? \\
\hline 00253A & FD80 & 26 & 05 FD87 & & BNE & MAS 3 & \\
\hline 00254 & & & & *SAND1 & STORES & CHAR UN & R CURSOR \\
\hline 00255 A & FD82 & E6 & 00 A & SANDI & LDAB & 0, X & \\
\hline 00256A & FD84 & D7 & FF A & & STAB & SAVCHR & \\
\hline 00257 A & FD86 & 39 & & & RTS & & \\
\hline 00258A & FD87 & 3 C & & MAS3 & PSHX & & \\
\hline 00259A & FD88 & DF & FC A & & STX & TEMPX & \\
\hline 00260A & FD8A & DC & FC A & & LDD & TEMPX & \\
\hline 00261 A & FD8C & C4 & 1 F A & & ANDB & \#\$1F & SCRNPTR AT 1ST LINE LOC? \\
\hline 00262 A & FD8E & 26 & 03 FD93 & & BNE & MAS 4 & \\
\hline 00263 A & FD90 & 38 & & & PULX & & \\
\hline 00264 A & FD91 & 20 & EF FD82 & & BRA & SAND1 & \\
\hline . 00265 A & FD93 & 38 & & MAS 4 & PULX & & \\
\hline 00266A & FD94 & 09 & & & DEX & & DECREMENT SCRNPTR \\
\hline 00267A & FD95 & 20 & E6 FD7D & & BRA & MAS5 & TEST SCRNPTR LOC AGAIN \\
\hline 00268A & FD97 & C6 & 20 A & SCROLI & LDAB & \# \$20 & \\
\hline 00269A & FD99 & D7 & FF A & & STAB & SAVCHR & \\
\hline 00270A & FD9B & BD & FCEO A & & JSR & SCROLL & \\
\hline 00271 A & FD9E & 39 & & & RTS & & \\
\hline 00272 A & FD9F & 8C & 2000 A & BACKSP & CPX & \#\$2000 & \\
\hline 00273A & FDA 2 & 26 & 01 FDA5 & & BNE & MAS2 & \\
\hline 00274 A & FDA 4 & 39 & & & RTS & & \\
\hline 00275A & FDA 5 & D6 & FF A & MAS2 & LDAB & SAVCHR & \\
\hline 00276A & FDA 7 & E7 & 00 A & & STAB & 0 , X & \\
\hline 00277A & FDA9 & 09 & & & DEX & & \\
\hline 00278A & FDAA & 20 & D6 FD82 & & BRA & SAND1 & \\
\hline 00279A & FDAC & 86 & 01 A & BELL & LDAA & \# \$01 & \\
\hline 00280A & FDAE & 97 & 08 A & & STAA & \$08 & SET OLVL HIGH NEXT COMPARE \\
\hline 00281 A & FDB0 & BD & FC36 A & & JSR & TIMER & PROVIDES BELL DURATION \\
\hline 00282 A & FDB3 & 86 & 00 A & & LDAA & \# \$00 & \\
\hline 00283 A & FDB5 & 97 & 08 A & & STAA & \$08 & SET OLVL LOW NEXT COMPARE \\
\hline 00284 A & FDB7 & 39 & & & RTS & & \\
\hline 00285 A & FDB8 & D6. & FF A & FWDC & LDAB & SAVCHR & \\
\hline 00286A & FDBA & E7 & 00 A & & STAB & 0, X & \\
\hline 00287 A & FDBC & 8C & 21 FF A & & CPX & \# \({ }^{\text {2 }}\) 1FF & END OF SCREEN? \\
\hline 00288A & FDBF & 26 & 04 FDC5 & & BNE & MAS6 & \\
\hline 00289A & FDCl & BD & FCEO A & & JSR & SCROLL & \\
\hline 00290A & FDC4 & 09 & & & DEX & & \\
\hline
\end{tabular}

Figure 5. Program Listing (Continued)


FCB5 BACKS2 00123 00132*
FD9F BACKSP 00220 00272*
FDAC BELL 00225 00279*
FC70 BLANK 00041 00094*00158 00231
FCCB CARET2 00129 00144*00155
FD79 CARRET 00218 00250*
FD18 CHGWO 0003200189 00192*
FC4D CHKC 00060 00071*
FD10 CHKSTA 00057 00187*
FD4E CLRSCR 00222 00227*
FD36 CNTRLC 00201 00214*
FC3F CONT 00061*00073
FCAl CONTRL 00114 00121*
FDID DISPL \(000820018100198 *\)
FC67 ENDSCN 00083 00086*00182
FC2E ERASEC 00050*
FClE FILL 00037*00040
FC63 FULLD 00081 00083*
FDB8 FWDC 00233 00285*
FCBF FWDC2 00125 00137*
FCB2 GOBACK 00130*00133 0013600139001430014500152
FDDE LIMIT 00302 00307*
FD62 LINEF 00216 00237*
FCC4 LINEF2 00127 00140*
FDA5 MAS2 00273 00275*
FD87 MAS3 00253 00258*
FD93 MAS4 00262 00265*
FD7D MAS5 00252*00267
FDC5 MAS6 0028800291 *
FCDC MAS8 00150 00153*
FC3D MORE 00060*00067

Figure 5. Program Listing (Continued)

\section*{PAGE 007 DMBTRM}
```

FD59 MORECH 00228 00232*
FC79 MORSCR 00098*00107 00120 0013
FCE9 NOTYET 00163*00165 00173
FD82 SAND1 00212 00244 00255*00264 00278 0029200303 00312
FD25 SAND2 00204*00206
FD2B SAND3 00207*00209
FCEF SAND4 00166*
OOFF SAVCHR OO014*00036 00050 00095 00104 00230 002370025000256 00269 00275
0028500293
FD97 SCROLl 00245 00268*
FC6D SCROL2 00087 00089*
FCEO SCROLL 00089 00156*00270 00289
FD08 SERDIS 00178 00180*
FD03 SERRX 00063 00177*
FC88 SERTST 00101 00106*
00F7 STACK 00019*00023
00FE STATWO 00015*00079 00156 00188 00192
1800 SWITCH 00018*00031 00187
OOFC TEMPX 00016*00061 00065 00097 00102 00109 00118 0013500138 00142 00241
0024200246 00259 00260 00295 0029600298002990030700308 00310
00311
00FA TEMPX2 00017*00147 00148
FC36 TIMER 00048 00052 00057*00084 00281
FDC8 UPCUR 00235 00293*
FC28 WRITEC 00046*00053
FC53 YESC 00072 00075*

```

Figure 5. Program Listing (Concluded)

Table 2. Detailed Description of VDG Modes


APPLICATION PROTOTYPE BOARD (APB) FOR MC6801/MC6803/MC68701 MCUs

\author{
Prepared By \\ David Runberg \\ Applications Engineer
}

\section*{INTRODUCTION}

Now that cost effective single-chip MCUs are introduced, a similar cost effective design is required for their evaluation. The MC6801 MCU Family Application Prototype Board (APB) is a printed circuit board meeting these requirements and may be fabricated from the artwork provided in Appendix A. Fabrication of the APB will allow evaluation of the MC6801 Family of MCUs and custom programmed MC6801 versions. The wirewrap allows the user to construct and finalize a prototype for PC board fabrication. The existing artwork may then be used as a nucleus to reduce layout time.

\section*{GENERAL APPLICATIONS}

After assembling the APB, it can be used for evaluation of Motorola's MC6801L1, MC6803, MC6803NR, and MC68701 Microcomputer/Microprocessors, plus custom
programmed versions of the MC6801. All of the basic address decoding, logic support, etc., is an integral part of the completed APB; the only changes or modifications required are a result of user expansion. Figure 1 shows the basic components used with the APB.

The printed circuit board is made up of two separate areas; a printed circuit area and a wirewrap area. Once the board is fabricated, the printed circuit area bypasses the prototype "wirewrap stage," and eliminates the associated wirewrap mistakes. This area provides connection and mounting space for the components, shown in Figure 2. The wirewrap area can be used for mounting and/or connecting additional devices such as buffers, memory, decoders, etc.
As an elementary software development system, the completed APB contains the necessary hardware to accomodate


FIGURE 1 - BASIC APB COMPONENTS
the monitor ROM features in LILbug . Thus, the APB together with LILbug provides features which allow the user to: (1) Develop and edit software programs; (2) Hardware trace through the user's program; (3) Insert, display, and remove breakpoints in the program; and (4) Provide punch, load, and verify commands for software I/O. To utilize the ROM features in LILbug, the MC6801L1 MCU must be used.

The APB provides an RS-232 full-duplex interface to provide the connection between a terminal and the MCU Serial Communication Interface (SCI). The punch, load, and verify are convenient to use when the terminal is equipped with magnetic tape capabilities. The APB circuit board is only \(4^{\prime \prime} \times 6.25^{\prime \prime}\left(4^{\prime \prime} \times 4.125^{\prime \prime}\right.\) if the wirewrap area is eliminated). Therefore, in addition to its use as a software/hardware development tool, its compact size allows it to fit into many application environments. Figure 3 provides a view of the completed APB. Mounting holes are provided at the four corners of the APB board.

\section*{SERIAL COMMUNICATION INTERFACE}

One of the most useful features of the APB is its adaptability to interface with various serial I/O devices. Two examples of these I/O devices are a terminal and a memory tape system.

To communicate with the APB a user-supplied data terminal is generally required. The APB "powers up" expecting a data terminal set for 300 baud and full-duplex operation. The interface necessary to convert the serial I/O TTL levels to RS-232 levels is provided by the circuit that uses Q1, Q2 and Q3, shown in Figure 2. The APB end of the cable connecting the APB to the data terminal must be an 8 -pin male DIP plug. The input to this circuitry is through pin " \(b\) " on the Port 2 socket (see Figure 2). The output signals leave through pin " \(a\) " on the Port 2 socket.
The APB utilizes an RS-232 interface to provide a convenient method of accessing tape. When the terminal has a tape
system (e.g., a Silent 700/w Dual Digital Tape Drivers), the RS-232 interface may be used and no additional hardware is needed. The information format used by the on-board monitor (LILbug) is the S1-S9 which is the same as that used in EXbug \({ }^{\ominus}\). An example of this is shown in Figure 4. The first two digits provide the identification (ID), S1 the Data Records, and S9 for the Data Trailer. The next two digits in the row contain the length of the data string \((\mathrm{L})\) and the next four digits contain the hex address (ADD). The data string then follows, and the last two digits contain a check sum of the data in the row. When using LILbug, the user has the option of redefining its I/O table such that the input and/or output is user-defined. Refer to "LILbug Monitor for the MC6801L1" (not part of this Application Note) for more information.

For any given input frequency ( \(4 \mathrm{f}_{\mathrm{o}}\) ), the serial I/O port will operate at one of four programmable baud rates. The four baud rates are determined by the input frequency ( \(4 \mathrm{f}_{\mathrm{o}}\) ). Of the four available baud rates, the particular one used is obtained by writing the appropriate bits into the rate and mode control register. Details can be found in the "MC6801 Advance Information Sheet" (not included as part of this Application Note). The MCU will run at one-fourth of the input frequency ( \(f_{\mathrm{O}}\) or E ). The particular baud rate is derived by dividing the E clock by \(16,128,1024\) or 4096 . Two examples of input frequency selection are shown below. An external baud rate clock may be supplied as described in the "MC6801 Advance Information Sheet."
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{ Example } & Input & E & \multicolumn{4}{|c|}{ Baud Rate } \\
\cline { 4 - 7 } & Freq. \(\mathbf{M H z}\) & \(\mathbf{M H z}\) & \(\mathrm{E} / 16\) & \(\mathrm{E} / 128\) & \(\mathrm{E} / 1024\) & \(\mathrm{E} / 4096\) \\
\hline 1 & 2.4576 & 0.6144 & 38.4 k & 4.8 k & 600 & 150 \\
\hline 2 & \(4.9152^{\circ}\) & 1.2288 & 76.8 k & 9.6 k & 1200 & 300 \\
\hline
\end{tabular}
- For input frequency between 4 and 5 MHz use MC6801-1 MCU

TABLE 1 - MODE SELECTION SUMMARY
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Mode & \[
\begin{gathered}
\text { Pin } 10 \\
\text { S4c }
\end{gathered}
\] & Pin 9 S4b & Pin 8 S4a & ROM & RAM & Interrupt Vectors & Bus Mode & Operating Mode \\
\hline 7 & H & H & H & 1 & 1 & 1 & 1 & Single Chip \\
\hline 6 & H & H & L & 1 & 1 & 1 & MUX \({ }^{(6)}\) & Multiplexed/Partial Decode \({ }^{(5)}\) \\
\hline 5 & H & L & H & 1 & 1 & 1 & NMUX \({ }^{(6)}\) & Non-Multiplexed/Partial Decode \({ }^{(5)}\) \\
\hline 4 & H & L & L & 1(2) & \(1^{(1)}\) & 1 & 1 & Single Chip Test \\
\hline 3 & L & H & H & E & E & E & MUX & Multiplexed/ No RAM or \(\mathrm{ROM}^{(4)}\) \\
\hline 2 & L & H & L & E & 1 & E & MUX & Multiplexed/RAM \({ }^{(4)}\) \\
\hline 1 & L & L & H & 1 & 1 & E & MUX & Multiplexed/RAM and ROM \({ }^{(4)}\) \\
\hline 0 & L & L & L & 1 & 1 & \(1^{(3)}\) & MUX & Multiplexed Test \({ }^{(4)}\) \\
\hline
\end{tabular}

Legend:
I - Internal
E - External MUX - Multiplexed Notes:
(1) Internal RAM is addressed at \(\$ \times \times 80\)
(2) Internal ROM is disabled
(3) \(\overline{\text { RESET }}\) vector is external for 2 cycles after \(\overline{\text { RESET }}\) goes high
(4) Addresses associated with Ports 3 and 4 are considered external in Modes 0, 1, 2, and 3
(5) Addresses associated with Port 3 are considered external in Modes 5 and 6
(6) Port 4 default is user data input; address output is optional by writing to Port 4 Data Direction Register

\footnotetext{
- Registered trademark of Motorola Inc.
}



Note: No S3

\title{
ID L ADD \\ S11301008E0132FE0137C603960AA1022705095A59 \\ S111011026F63EBD01197E010016BA013339F0 \\ S10C013380100405013953455400 \\ S9030000FC
}

FIGURE 4 - MONITOR FORMAT

\section*{TIMER}

All of the MC6801/701 timer functions are provided via the Port 2 socket (see Figure 3). The timer runs at the same rate as E (one fourth the input frequency). The timer rate will be either 1.288 MHz or 0.6144 MHz depending on which input frequency is chosen in the above examples. For further details, see the section for the programmable timer in the current "MC6801 Advance Information Sheet."

\section*{MODES}

The mode in which the APB operates is determined by the state of switches S4a, S4b, and S4c. Table 1 shows the various states in which the APB may be configured. It is important to understand that any one of the eight modes may be obtained by setting the appropriate switches and then resetting the processor.

\section*{PORTS}

There are four I/O ports on the MC6801/701, appropriately labeled P1X, P2X, P3X, and P4X, where X denotes the bit number in each port. All ports have eight bits except port 2 , which has five bits.

Port 1: In all modes, Port 1 is always a parallel I/O port and accessed through the Port 1 socket on the lower left side of the board. The \(\overline{\text { NMI }}\) and \(\overline{\text { IRQ }}\) lines are also available on this socket

Port 2: Port 2 in all modes can be configured as I/O or provide access to the serial communications interface and timer.

Port 3: Port 3 performs various functions depending upon the operating mode selected.
Single Chip Mode (4 and 7) - Parallel I/O port and is controlled by its associated Data Direction Register.
Expanded Non-Multiplexed Mode (5) - In this mode, Port 3 becomes a bi-directional data bus (D0-D7). Data is available on the right side of the socket.
Expanded Multiplexed Mode ( \(0,1,2,3\), and 6) - In this mode, Port 3 becomes both the data bus (D0-D7) and lower bits of the address bus (A0-A7). Data is available on the right side of the socket along with the lower address lines on the left side of the socket.

Port 4: The function of Port 4 is also dependent upon the operating mode selected.
Expanded Non-Multiplexed Mode (5) - In this mode, Port 4 contains independently optional (bit by bit) address lines.
Expanded Multiplexed Mode (6) - Only in this multiplexed mode, Port 4 contains independently optional (bit by bit) address lines.
Expanded Multiplexed Modes ( \(0,1,2\), and 3 ) - Port 4 functions only as address lines A8-A15.

\section*{DECODING AND ADDITIONAL MEMORY}

In addition to the internal ROM/EPROM found in the MC6801/MC68701, the APB provides 2 k bytes of external EPROM (TMS2716 only) space at U4, which can be used for PRObug \({ }^{\infty}\) (a monitor program written to program the MC68701) and user defined routines. When using the MC6801/701 in normal operation, switch S5 must be in the \(\overline{\mathrm{B} / \mathrm{F}}\) position. In the \(\overline{\mathrm{B} / \mathrm{F}}\) position, memory spaces \(\$ B 000-\$ B F F F\) and \(\$ F 000-\$ F F F F\) are images of each other. Furthermore, \(\$\) B \(000-\$ B 7\) FF and \(\$ B 800-\$ B F F F\) are images of each other; and likewise, \$F000-\$F7FF and \$F800-\$FFFF are also images of each other. This allows the external EPROM to supply vectors to the processor in modes 1,2 , and 3 ; since \$BFFE and \$BFFF respond to \$FFFE and \$FFFF, respectively, in these modes. However, even though the ROM is selected for other addresses in the range \$F800-\$FFFF, the processor ignores the external data bus in mode 1. In modes 2 and 3 , the processor ignores the internal ROM (detaches it from the data bus). The reason for this decoding procedure is to allow the external EPROM/ROM to be located at \(\$ B 000-\$ B F F F\) and also to be activated when the restart interrupt vector is sought at \$FFFE-\$FFFF.
The lower eleven address lines provide the addresses required to access individual RAM/EPROM locations. The upper address lines have been partially decoded with a 74LS139 to select between on-board RAM, ROM, and other various user defined functions. The B decoder is used to partially decode the most significant hex digit in each address. On the schematic, each output of this decoder is labeled with the most-significant digit of the code that will send each respective line active low. Selected for further decoding of the on-board RAM is the \(\overline{3 / 7 / B / F}\) line which is then ORed with A15 ( 8 to F ) to allow a 3 or 7 to enable the second decoder, A. The A decoder is used to select 1 k blocks of RAM ( \(\$ 3000\) to \(\$ 3 \mathrm{FFF}\) or \(\$ 7000\) to \(\$ 7 \mathrm{FFF}\) ). The incomplete decoding here addresses both \(\$ 3 \mathrm{XXX}\) and \(\$ 7 \mathrm{XXX}\) at the same time since \(\$ 3 \mathrm{XXX}\) is an image of \(\$ 7 \mathrm{XXX}\). Therefore, further decoding will typically be needed before both address spaces are used independently. Chip select CS0 is decoded to select U5 and U6 when the third digit in the four digit hex address is between 0 and 3 (e.g., \(\$ 30 \mathrm{XX}, \$ 33 \mathrm{XX}\), etc.); CS1 is decoded to select U9 and U10 when the third digit is between 4 and 7 ( \(\$ 34 \mathrm{XX}, \$ 37 \mathrm{XX}\) ); CS2 is decoded to select optional additional MCM2114s when the third digit is between 8 and B ( \(\$ 38 \mathrm{XX}, \$ 3 \mathrm{BXX}\) ); and CS3 is decoded to select optional additional MCM2114s when the third digit is between C and F (\$3CXX, \$3FXX).
The on-board RAM can be expanded from 2 k to 4 k by simply making the same connections to the additional RAM as made with the existing RAM (location described above) except connecting the chip selects to CS2 and CS3. The other three partially decoded lines from the B decoder are provided for the user. This can be used as is or further decoded depending upon user requirements. Each of the user accessible decode lines (e.g., the three above, plus CS2 and CS3) are brought out to unused holes near the U3 (74LS139) on the PC board to provide easier access (see Figure 4).

There are three positions marked on the APB which indicate where power is to be supplied for normal operation The user must supply filtered \(+5 \mathrm{~V},+12 \mathrm{~V}\) and -12 V . (Since the negative voltage supply is necessary for the RS-232 interface, no significant advantage is gained by using +5 V only EPROMs.) The worst-case current consumption is \(5 \mathrm{~V} / 790 \mathrm{~mA},+12 \mathrm{~V} / 20 \mathrm{~mA}\) and \(-12 \mathrm{~V} / 60 \mathrm{~mA}\). The +5 V supply is used by all ICs on the APB. The +12 V and -12 V supplies are used by the TMS2716 EPROM and the RS-232 output driver transistor.
A wirewrap area is provided to add other M6800 family peripherals to the basic APB system. The user is then permitted to construct his target MC6801-based system. To facilitate ease of construction in the wirewrape area, the address lines A0-A15 and data lines D0-D7 are available adjacent to the wirewrap area. These signals are available as pins of two DIP sockets, preferably wirewrap sockets, when external parts are employed in the wirewrap area. In the single chip mode, DIP headers may be used to connect to parallel Ports 3 and 4.

\section*{SPECIFIC OPERATION}

The APB operates with the standard MC6801, MC6801L1, MC6803, MC6803NR, and the MC68701. The MC6801 contains an enhanced MC6800 processor, 2 k of internal maskprogrammed ROM, 128 bytes of RAM, a 16 -bit timer and a serial I/O section. The MC6801L1 is similar, except the mask-programmed ROM is programmed with a debug monitor called LILbug. The MC6803 is similar to the MC6801, except there is no internal masked-programmed ROM. The MC6803NR has no RAM. The MC68701 is similar to the MC6801, except the internal ROM is electrically programmable, alterable, and ultra-violet erasable (see Figure 5).

\section*{MC6801L1 MICROPROCESSOR}

To facilitate debugging and development of applications software, the user may elect to use the MC6801L1 processor which contains the monitor LILbug. All modes listed in Table 1 are available on the MC6801L1.

The APB allows use of the hardware trace function of LILbug by closure of S4d. Switch S4d connects the output level of the internal timer to the non-maskable interrupt of the MC6801. LILbug then provides the programming necessary to implement a trace through specified RAM or ROM memory locations. This capability allows the user to single-step through programs that are ROM-based. The Memory Map of various modes utilizing the MC6801L1 on the APB Board is presented in Figure 6.

\section*{MC6803 and EPROM}

Since the MC6803 has no on-chip ROM available to the user, the only useable modes are those that access external ROM to pick up its restart vectors. These modes are:
a) The MULTIPLEXED/RAM (mode 2)
b) The MULTIPLEXED/NO RAM or ROM (mode 3)

The Memory Map for the MC6803 is shown in Figure 7
For the case of the MC6803NR, the mode should be set to the MULTIPLEXED/NO RAM or ROM mode (mode 3). The Memory Map is similar to that shown in Figure 7 except all on-chip RAM address space is replaced with user definable space

\section*{MC68701 and PRObug}

When using the MC68701 with the APB, all modes are the same, as shown in Table 1, except mode 0 is used in the onchip EPROM programming mode.
In order to program the MC68701, the user must supply well-filtered +21 Vdc . However, before the +21 V is actually utilized by the internal MC68701 EPROM, the user must place switch S1 in the closed position.
For illustrative purposes, it is assumed the user will make use of the PRObug software available in external ROM. After inserting the PRObug ROM into the external ROM/EPROM socket (U4), the internal EPROM can be programmed. In order to use PRObug to program the internal EPROM of the MC68701, switch S5 must be in the B position. This position allows the external ROM to respond only to \(\$ B 000-\$ B F F F\). This is necessary in the programming mode of the MC68701 since the ROM should not be selected during processor output of image address \$F000-\$FFFF. PRObug may still be used since the MC68701 processor puts out the restart addresses \$BFFE and \$BFFF after reset when in the programming mode.
After programming is complete, the external ROM/EPROM (PRObug) may be replaced with another ROM/EPROM to utilize the same addresses. The Memory Map for the MC68701 is shown in Figure 8.

More details about the PRObug software are provided in the "PRObug Preliminary Programming Monitor" (not part of this Application Note)

\section*{ASSEMBLY}

The APB can be assembled using the part location detail of Figure 3. No special instructions are necessarý.

\section*{CONCLUSION}

Although the completed APB is a small board ( \(4^{\prime \prime} \times 6.25^{\prime \prime}\) ), it nonetheless possesses a high degree of versatility with respect to performance, configuration and application. The APB lends itself for use as both a small size debug system and a final version applications microprocessor-based system. Since size is of paramount importance in many applications, the advantage of LSI is defeated if used on a larger printed circuit board.

\section*{REFERENCES (All are Motorola documents)}

MC6801 Advance Information
LILbug - A Monitor for the MC6801
PRObug - Preliminary Programming Monitor for the MC68701

1. Not on the MC6803 or MC6803NR
2. EPROM on the MC68701
3. Not on MC6803NR

FIGURE 5 - MC6801 SINGLE CHIP MICROCOMPUTER



FIGURE 7 - MC6803/03NR MEMORY MAP AS USED WITH APB


FIGURE 8 - MC68701 MEMORY MAP AS USED WITH APB

APB KIT PARTS LIST
\begin{tabular}{|c|c|c|c|c|c|}
\hline Quantity & Ref. Desig. & Value/Description & Quantity & Ref. Desig. & Value/ Description \\
\hline \multicolumn{3}{|c|}{Capacitors} & \multicolumn{3}{|r|}{Motorola ICs} \\
\hline 2 & C1, C2 & \[
\begin{gathered}
27 \mathrm{pF} \\
50 \mu \mathrm{~F}(35-50 \text { volts })
\end{gathered}
\] & & & 74LS373 \\
\hline & C4-C10 & a
\(0.1 \mu \mathrm{~F}\) or \(0.01 \mu \mathrm{~F}\) & \[
1
\] & \[
\begin{aligned}
& \text { U2 } \\
& \text { U3 }
\end{aligned}
\] & 74LS139 \\
\hline \multicolumn{3}{|c|}{Resistors (1/4 w)} & \multirow[t]{2}{*}{1} & U4 & \multirow[t]{2}{*}{MCM \(2114-45\)} \\
\hline 8 & R1-R8 & 10 kohms & & \begin{tabular}{l}
U5, U6, \\
U9, U10
\end{tabular} & \\
\hline 3 & R9-R11 & \multirow[t]{2}{*}{3.3 kohms 10 ohms} & 1 & U7 & \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { 74LS32 } \\
& 74 \mathrm{LS} 04
\end{aligned}
\]} \\
\hline 1 & R12 & & 1 & U8 & \\
\hline \multicolumn{3}{|c|}{Diodes and Transistors} & \multicolumn{3}{|r|}{Switches} \\
\hline 4 & \multirow[t]{2}{*}{\[
\begin{gathered}
\hline \text { CR1-CR4 } \\
\text { 01 } \\
\text { Q2, 03 }
\end{gathered}
\]} & \multirow[t]{3}{*}{\[
\begin{aligned}
& \text { 1N914 } \\
& \text { 2N3906 } \\
& \text { 2N3904 }
\end{aligned}
\]} & 2 & S1, S5 & \multirow[t]{3}{*}{SPDT Slide Switch SPDT Momentary Switch (C\&K 8121C) 4PST DIP (8 Pin)} \\
\hline 2 & & & 1 & S2 & \\
\hline \multicolumn{3}{|c|}{\multirow[b]{2}{*}{Regulator}} & 1 & S4 & \\
\hline & & & \multicolumn{3}{|r|}{\multirow[t]{2}{*}{DIP Socket}} \\
\hline 1 & VR1 & MC79L05CP & & & \\
\hline \multicolumn{3}{|c|}{Crystal} & & 20 Pin & \multirow{5}{*}{} \\
\hline \multirow[t]{4}{*}{1} & \multirow[t]{4}{*}{Y1} & \multirow[t]{4}{*}{4.9152 MHz} & 1 & 12 Pin & \\
\hline & & & 2 & 14 Pin & \\
\hline & & & 4 & 16 Pin & \\
\hline & & & 1 & 8 Pin & \\
\hline
\end{tabular}

\section*{APPENDIX A}

This appendix provides a copy of the \(1: 1\) artwork necessary to fabricate a printed circuit board (PCB) for the APB Application Prototype Board. In addition, a parts list is
furnished with the Application Note to allow a user to complete the APB.

\section*{NOTE}

Permission is hereby granted by Motorola Inc., MOS Integrated Circuits Division, in Austin, Texas for use of this artwork in any manner.


FIGURE A-1 - COMPONENT SIDE ARTWORK


FIGURE A-2 - SOLDER SIDE ARTWORK


FIGURE A-3 - HOLE PATTERN ARTWORK

\title{
USING INPUT/OUTPUT MODULES IN INDUSTRIAL CONTROL APPLICATIONS
}

\author{
Prepared by \\ Tom Hopkins \\ Systems Engineering
}

\begin{abstract}
Utilization of microprocessors and MSI logic in industrial control applications requires a reliable means of interfacing the logic to both ac and dc levels while at the same time providing isolation between the logic and power circuit. This application note discusses the use of Motorola's series of input and output modules to accomplish that interface.
\end{abstract}

One of the major uses of microprocessors and MSI circuitry in the industrial environment is in control applications. To deal with real-world applications, the system designer must provide a means for the low-voltage logic to work with the voltage and current levels of other systems. The differences between the logic system and the "real-world" systems define requirements for isolation, power switching, level translation and noise immunity. In addition, the system designer must concern himself with safety and serviceability of the system.

In many systems it is economical to modularize the input and output devices and manufacture the modules in large volume to realize the cost savings of large-scale production. In addition, modularization offers other advantages, such as standardization, ease of maintenance and troubleshooting, higher reliability, and lower design cost.

Motorola's series of input/output modules provides
this modular means of interfacing the logic signals with ac and dc loads.

\section*{ISOLATION}

In the United States, the generally accepted standard has been that of the Underwriters Laboratories, which is that isolated systems must withstand 1000 volts plus twice the working or line voltage. For a 240 Vac system controlled by standard logic, the test for isolation would be to apply 1480 Vac for one minute without inducing an isolation failure. Thus, in the past, a 1500 Vac isolation rating was acceptable for American systems.

As more equipment is being required to meet the more stringent requirements of other countries, the 1500 Vac isolation rating is becoming inadequate. Current design practice is to meet the most stringent European requirement of 3750 Vac . Use of modules which meet this requirement not only allows qualification under all known

FIGURE 1 - MS16 Mounting System with I/O Modules Installed

requirements in multinational markets, but establishes a clearly superior and safer product.

\section*{POWER SWITCHING}

Motorola output modules are not intended to be the final load handling devices in all systems. They do, however, have ratings adequate to handle many small loads such as fractional horsepower motors, small heaters, solenoid valves, and lamps. In addition, the modules are capable of driving final load handling devices such as motor starters.

\section*{SAFETY CONSIDERATIONS}

One of the important safety considerations is how to connect the output device to the wiring harness. Current practice is evolving toward the elimination of screw terminals on I/O modules. By using the plug-and-socket type of connection, the module can be installed or removed without working with hot wires. This can result in a significant saving of maintenance time, since the electrician no longer must lock out feeder circuits before maintenance. Hence, the current practice of plugging the module into a socketed mounting board and attaching the wiring harness to the board using screw terminals is becoming universally accepted. This type of mounting also has the advantage of making installation more convenient since the wiring can be done before the "electronics' \({ }^{\text {is installed. }}\)

A second topic related to safety is that of fusing. Since most fusing requirements reflect code-writing agencies' concerns to "protect wire," fusing specifications are often outgrowths of safe current levels for wire with regard to heat generation. From the electronics point of view, we are usually more concerned with protecting electronic equipment than wire. Hence, the size, location, and type of fuse is best selected by the system designer. The Motorola mounting boards have provision for a pigtail fuse to be installed in series with each module and the field wiring. The standard boards have a 5-A fuse installed at the factory.

\section*{LOGIC INTERFACE}

Once the decision to use I/O modules has been made, the only remaining task for the system engineer is to interface the module with the logic and the equipment. For the most part, the interface with the equipment is quite simple, since the module most generally goes in series with the field device.
On the logic side, the interface to be used depends on the type of logic used in the logic system. For TTL logic, the interface is quite simple since a standard TTL output will drive the output modules directly, as shown in Fig-

FIGURE 2 - Module Interface for TTL Logic

ure 2. This configuration may be used with standard TTL, Schottky (S), low-power Schottky (LS), and highspeed (H) series devices. Low-power TTL (L) may be buffered with an LS device. Although the standard TTL output configuration will drive the module, it may be desirable to use open-collector devices for the output module drivers.
To interface the modules to MOS logic requires a bit more circuitry. The most obvious interface is to buffer the MOS with a TTL device. For most NMOS devices such as the M6800 family, a standard TTL device may be used. For CMOS operating at 5 volts, a low-power Schottky device may be used as the buffer.

A second method of interfacing MOS devices to the I/O modules is use of a simple saturating transistor, as shown in Figure 3. Here the MOS device drives the base

FIGURE 3 - 5-Volt Interface for MOS Logic

of an NPN transistor, which, in turn, drives the output module. By changing the value of R1 to \(39 \mathrm{k} \Omega\), this configuration may be used to interface CMOS operating at 15 volts with 15 -volt logic modules OAC15, OAC15A, and ODC15.

Interfacing input modules to logic is a simple matter. Since the input modules are open-collector devices, the only additional component necessary is a pullup resistor, as shown in Figure 4.

FIGURE 4 - Interface to Logic Input


In all three illustrations, an indicator LED is added to indicate the status of the device. If a mounting board such as the MS16 is used, both the indicator LED and the \(3.3 \mathrm{k} \Omega\) resistor are installed on the board at the factory.

\section*{TYPICAL APPLICATION}

The application of I/O modules in an industrial environment can best be illustrated by working through a case history. The example problem involves a mixing tank in a batch processing plant. The tank involved, shown in Figure 5, is one of a number of similar tanks

in a plant that batch-processes liquids through a number of mixing, stirring, and heating cycles. The original plant was controlled by relay logic and had high operating cost due to direct operating labor and maintenance expense. The goal of the conversion of the plant to a distributed processor-based control system was to increase flexibility while increasing reliability and reducing labor.
The conversion had to take place piecemeal to avoid shutting down the entire operation. Various pieces of equipment were converted to solid-state control and returned to service by plant engineering during periods scheduled for maintenance. Since time and cost were important factors, existing devices and wiring were used whenever possible.

The particular tank for our example had the following equipment:
\begin{tabular}{|c|c|c|}
\hline 1 & Stirring Motor & \begin{tabular}{l}
3/4-HP, 120 Vac , single phase; \\
starter 120 Vac@250mA
\end{tabular} \\
\hline 3 & Inlet Valves & DC solenoid operated; 24 Vdc @ 1.2 A \\
\hline 1 & Outlet Valve & DC solenoid operated; 24 Vdc@2.0 A \\
\hline 1 & Immersion Heater & 200 W resistive-coil type; 120 Vac@1.7 A \\
\hline 2 & Liquid-Level & SPST N.C. contacts \\
\hline & Sensors & \\
\hline 1 & Thermostat & SPST N.C. contacts \\
\hline
\end{tabular}

The new electronics housing may have internal temperatures up to \(60^{\circ} \mathrm{C}\) maximum. Since the \(60^{\circ} \mathrm{C}\) ambient
temperature is above the maximum temperature for full ratings, the output modules were derated, using the derating curve shown in Figure 6. From the graph it was found that the output modules had a current rating of 2.18 A at \(60^{\circ} \mathrm{C}\). This rating was sufficient for all of the equipment used in this application.

FIGURE 6 - Maximum Output Current versus Temperature


Since the input modules are not power-handling devices, they do not have a derating factor and may be used over the specified temperature range without derating.

The microprocessor chosen for the application was an MC6800. The outputs were to be controlled through an MC6821 peripheral interface adapter. An SN74LS05 open-collector hex inverter was chosen to interface the

MC6821 and the output modules. The SN74LS05 drives the output modules as shown in Figure 1
The logic outputs of the three input modules are connected to peripheral input pins of the MC6821 as shown in Figure 3.

The configuration for the wiring harness was fixed as shown in Figure 7. The thermostat could have been used

FIGURE 7 - Wiring Harness


\title{
SPECIAL CONSIDERATIONS IN USING THE MC6801 INTERRUPT CAPABILITIES
}

\author{
Prepared by Clint Bauer \\ Systems Engineer \\ Motorola Automotive Electronic Systems
}

\begin{abstract}
M6800 Microprocessor family components are used in numerous real-time control applications, many of which use external interrupt, timer and/or ACIA interface devices to increase system capability. The MC6801 microcomputer brings all these capabilities together with ROM and RAM on a single chip, while also providing a dramatically enhanced, yet machine-code compatible version of the MC6800 processor.

The MC6801 interrupt control methods are also enhanced, but still retain the same philosophy of operation used by other M6800 family components. The improvements increase performance, but also make possible several applicationdependent constraints which merit consideration in certain systems. It is hoped that the information contained in this application note will aid the reader during his system design, so that a similar education is not required at debug time. It is assumed that the reader is familiar with basic operation of the MC6801 as described in the MC6801 Data Sheet and/or the MC6801 Manual. An optional review of MC6801 interrupt operation is provided first, followed by a discussion of important interrupt design constraints.

The MC6801 interrupt structure is similar to that available in the MC6800. The principle difference is that the MC6801 has four additional interrupt vectors and handshake logic to control them (see Figure 1). MC6800 systems are able to support external circuits that offer this same capability, but normally do so by sharing the single \(\overline{\mathrm{IRQ}}\) line and interrupt vector. The additional MC6801 vectors allow more efficient interrupt service by eliminating polling requirements for the triple-function timer/counter (where quick response is especially helpful), and reducing them elsewhere.

Having more vectors, MC6801 systems now offer a greater probability that near simultaneous interrupts will occur. For example, the three vector internal timer will often handle multiple asynchronous events. Therefore, it is important that the MC6801 system designer carefully observe the exact rules concerning interrupt recognition, entry, and service. A review of these rules is provided below.
\end{abstract}
\begin{tabular}{|c|c|c|}
\hline \multirow[t]{2}{*}{\begin{tabular}{l}
Highest \\
Priority
\end{tabular}} & Vector (MSB:LSB) & Description \\
\hline & FFFE:FFFF & Reset \\
\hline & FFFC:FFFD & Non-Maskable Interrupt (NMI) \\
\hline & FFFA:FFFB & Software Interrupt (SWI) \\
\hline & FFF8:FFF9 & \(\overline{\text { RQ1 }}\) Interrupt ( \(\overline{\mathrm{RQ1}}, \overline{\mathrm{S3}}\) - Mode 7) \\
\hline & FFF6:FFF7 & (RO2/Timer Input Capture (ICF) \\
\hline & FFF4:FFF5 & IRQ2/Timer Output Compare (OCF) \\
\hline \multirow[t]{2}{*}{\begin{tabular}{l}
Lowest \\
Priority
\end{tabular}} & FFF2:FFF3 & /RQ2/Timer Overflow (TOF) \\
\hline & FFFO:FFF1 & \(\overline{\mathrm{RO} 2} / \mathrm{SCI}\) (RDRF, ORFE, TDRE) \\
\hline
\end{tabular}

FIGURE 1 - MC6801 INTERRUPT PRIORITY

\section*{AND VECTOR MEMORY MAP}
a. All interrupt possibilities but two are disallowed, or "masked" when the interrupt-mask bit I is set. Bit I in the processor condition code register (CCR) is automatically set during MC6801 Power-up/Reset. The I-bit does not "mask" NMI (non-maskable interrupt). SWI (software interrupt) does not interrupt a program but executes like any other machine code and as such it is not maskable.
b. I-Bit behavior can be summarized as follows:
(1) Actions that set the I-bit do so immediately.
(2) Actions that clear the I-bit do so after one E cycle delay.

Therefore, the CLI instruction can often be placed one program step sooner than might otherwise be thought, for the I-bit actually clears during the first cycle of the instruction following CLI.
c. Most MC6801 interrupts can be inhibited at a second level. Specific control bits in several MC6801 rezisters (see Figure 2) separately enable or disable the six interrupt possibilities shown in Table 1. All interrupt enable bits are cleared (disabled) during MC6801 Powerup/Reset. User programs can set or clear these bits, the action taking place during E time of an MPU write cycle to the specified register.


Not meant to represent actual circuitry. "Initiate Interrupt" signal is answered with handshake action that sets I-bit (upper right). For \(\overline{\mathrm{RQ1}}\) and \(\overline{\mathrm{RQ2}}\) interrupts, a software handshake is also necessary to prevent repeat service when I-bit is cleared. This second handshake clears the appropriate interrupt request directly or must indirectly cause line handshake clears the appropriate in

FIGURE 2 - CONCEPTUAL REPRESENTATION OF MC6801
INTERRUPT STRUCTURE

TABLE 1 - MC6801 INTERRUPT FLAG AND
ENABLE BITS
\begin{tabular}{|l|l|l|}
\hline \multicolumn{1}{|c|}{ Interrupt } & \multicolumn{1}{|c|}{\begin{tabular}{l} 
Interrupt \\
Flag Bits
\end{tabular}} & \multicolumn{1}{|c|}{\begin{tabular}{c} 
Interrupt \\
Enable Bits
\end{tabular}} \\
\hline Input Strobe 3 \(\overline{\text { RQ1 }}\) & IS3 FLAG & IS3 IRQ1 ENABLE \\
Timer Input Capture & ICF & EICI \\
Timer Output Compare & OCF & EOCI \\
Timer Overflow & TOF & ETOI \\
Serial Receive & RDRF/ORFE & RIE \\
Serial Transmit & TDRE & TIE \\
\hline
\end{tabular}
d. MC6801 interrupts are requested when appropriate actions set particular flag bits (the flag bits are listed in Table 1). If the matching enable bit is set and the processor I-bit is clear, the flag bit will "request" interrupt service, as shown in Figure 3.
Activating the external \(\overline{\mathrm{IRQ1}}\) pin sets a non-machine-readable flag that remains latched as long as the I-bit is clear. The negative edge of NMI also influences a certain flip-flop to request service, but is serviced so quickly that there is no point in making its state readable.
e. Interrupt request flags become set at the following times:
IS3 FLAG: Directly clocked by the negative edge at IS3 pin.

ICF: During \(\overline{\mathrm{E}}\) time that the timer capture actually occurs, which is two cycles after the capture pin edge.
OCF: During \(\overline{\mathrm{E}}\) time but one cycle after timer compare occurs.
TOF: During \(\overline{\mathrm{E}}\) time that the timer counter would read \$FFFF.
RDRF: During \(\overline{\mathrm{E}}\) time that received data is latched into buffer.
ORFE: During \(\overline{\mathrm{E}}\) time that an overrun or framing error is detected.
TDRE: During \(\overline{\mathrm{E}}\) time that a data word is actually transferred to the serial out shift register.
f. Once set, the interrupt flag bits are cleared during \(E\) time of special memory accesses that occur after the flag is "armed" for clearing: The NMI request flipflop is automatically cleared during the tenth cycle of the interrupt entry sequence, as described later.
\begin{tabular}{|l|l|l|}
\hline \multicolumn{1}{|c|}{ Flag Bit } & \multicolumn{1}{|c|}{ Arming Mechanism } & \multicolumn{1}{|c|}{ Bit Clearing Action } \\
\hline IS3 Flag & P3CSR read (at \$F) & P3DATA read or write (at \$6) \\
ICF & TCSR read (at \$8) & CAPREG read (at \$D) \\
OCF & TCSR read (at \$8) & CMPREG write (\$B or \$C) \\
TOF & TCSR read lat \$8) & COUNTER read (at \$9) \\
RDRF & TRCSR read (at \$11) & RDR read (at \$12) \\
ORFE & TRCSR read (at \$11) & RDR read (at \$12) \\
TDRE & TRCSR read (at \$11) & TDR write (at \$13) \\
\hline
\end{tabular}


The one cycle skew for \(\overline{R Q 1}\) results from signal conditioning and synchronization.
FIGURE 3 - INTERRUPT RECOGNITION WINDOWS
g. Regardless of how interrupts are caused, the end interface between each interrupt request and the processor is level controlled, as shown in Figure 2 (as the Interrupt Vector Select Logic block). This feature gives an MC6801 program more control over interrupt service than is otherwise possible. For example, if the three timer interrupts were enabled and their flags were to simultaneously set, the input capture interrupt (having the highest priority of the three) would be serviced first. This service routine could temporarily inhibit compare interrupt service by clearing bit EOCI, which allows overflow interrupt service (normally the lower priority) to occur when capture service is complete. If the end interrupt request interface was latch rather than level controlled, clearing bit EOCI in the example would not prevent the compare interrupt from being serviced before timer overflow.
Individual flag bits are separately latched, however. In the example just given, bit OCF is temporarily inhibited but will indeed be serviced when the program restores bit EOCI to its enable state.
h. Interrupt requests trigger interrupt service at times well defined relative to the end of the instruction in progress, as shown in Figure 3.
i. After recognition, all interrupts are initiated by a twelve-cycle interrupt entry sequence (see Figure 4). The particular request that initiates the interrupt entry sequence will normally be, but is not always, the same one immediately serviced. Exceptions can occur where two or more interrupts occur at nearly the same time, because actual selection of which interrupt to service is delayed until near the end of the resulting interrupt entry sequence. At the ninth cycle, a decision is made as to whether \(\overline{\text { NMI, }} \overline{\mathrm{IRQ1}}\), or IRQ2 will be serviced. If \(\overline{\mathrm{IRQ}}{ }^{2}\) is selected, the exact selection of which \(\overline{\mathrm{IRQ2}}\) to service is made during the tenth cycle. Requests not selected remain pending but are masked (I-bit sets during the tenth cycle), allowing the selected service routine to proceed undisturbed. Some example patterns of near-coincidental interrupt service are shown in Figure 5.
j. Interrupt service is complete when the processor ex ecutes an RTI instruction. This ten cycle instruction simply returns seven bytes from the stack to the processor registers, restoring the original machine state present when the interrupt was serviced (assuming the interrupt routine does not modify stack contents). In particular, the original I-bit is restored. If it returns to a logic " 0 ", the IRQ1 and IRQ2 latches of Figure 2 are again enabled so that any pending request can be serviced.
k. A CLI instruction can be executed during interrupt service to allow prompt processor response to pending \(\overline{\text { IRQ1 }}\) or \(\overline{\text { IRQ2 }}\) requests. The benefits gained by this are sometimes offset by increased program complexity and greater required stack depth.
1. All interrupt service routines (except NMI and SWI) should take action that removes its interrupt request prior to executing an RTI instruction.
An \(\overline{\mathrm{IRQ} 2}\) or \(\overline{\mathrm{IS} 3}\) or \(\overline{\mathrm{IRQ1}}\) request is normally removed by clearing the appropriate flag bit. As an alternative, the matching enable bit can be cleared. External hardware must remove any external IRQ1 interrupt requests, as this line is not directly controlled by the processor. This is best handled by providing handshake logic similar to that used internally to control the IRQ2 requests. The MC6821 PIA and MC6846 RIOT devices each provide an excellent \(\overline{\mathrm{IRQ1}}\) interface, though discrete logic designs will also work.
m. Interrupt service cycle times are well defined:
\(\mathrm{C}_{\text {serv: }}\) : Number of cycles taken away from noninterrupt execution by interrupt execution.

Centry: 12 cycles to enter interrupt service.
Cclrflg: 4 to 9 cycles to clear interrupt request (zero for NMI or SWI)
\(\mathrm{C}_{\text {task: }}\) number of cycles to perform desired service
Cexit: 10 cycles to execute RTI instruction CTRO1, IRO2 \(=\mathrm{C}_{\text {task }}+26\) to 31 cycles CNMI, SWI \(=\) C \(_{\text {task }}+22\) cycles


FIGURE 4 - MC6801 INTERRUPT ENTRY SEQUENCE

\section*{๘ЛЛЛЛЛЛЛЛЛЛЛЛЛЛЛЛЛЛЛЛЛЛЛЛЛЛЛЛЛЛЛЛЛ}

B. Near Coincidental Interrupt Example


FIGURE 5 - MC6801 INTERRUPT EXAMPLES

\section*{DESIGN CONSTRAINTS OF THE MC6801 INTERRUPT SYSTEM}

The expanded interrupt system of the MC6801 offers important benefits when software is constructed to utilize it properly. However, certain specific software practices should be avoided because unexpected program behavior may result. These practices are now described, along with alternatives that will aid in better achieving the desired results.

\section*{AVOID IRQ2 HANDSHAKE VIOLATIONS}

MC6801 interrupt requests (except for NMI and SWI) are cleared with a software handshake during interrupt service to avoid repetitive service of the same interrupt. The programmer should avoid several improper procedures that can clear these requests at the wrong time, or several difficulties may occur that can cause unexpected system performance.
What happens if an \(\overline{\mathrm{IRQ}}{ }^{2}\) request is somehow removed prior to actual service (a handshake violation)? If the request had not yet triggered an interrupt entry sequence, nothing unusual takes place. If indeed triggered, however, the following rule will apply: An \(\overline{I R Q^{2}}\) interrupt entry sequence that finds no request present during its tenth cycle will always select the serial I/O vector for service. This may or may not be a problem if the original request was for serial I/O service. On the other hand, programs that allow \(\overline{\text { IRQ2 }}\) requests to be cleared between interrupt sequence triggering and actual vector selection will service the serial I/O vector in lieu of that desired-Fwo methods exist that allow this to occur, which are described below and then summarized in Table 2.
1. Clearing \(\overline{I_{R Q 2}^{2}}\) Enable Bits While I-bit is Clear - Programs are often structured such that mask-bit I is clear during background or non-interrupt execution. Some programs will also purposely clear the I-bit during interrupt service routines. At either time, software that clears an \(\overline{\mathrm{IRQ}} 2\) enable bit should be avoided because the corresponding interrupt flag may have just become set. Figure 6 shows that an \(\overline{\mathrm{IRQ2}}\) interrupt only momentarily requested can result in erroneous selection of the serial I/O vector. To prevent this, use in-
struction SEI to mask all interrupt requests for the short time that it takes to clear the desired enable bit, then clear the I-bit again with instruction CLI. The SEI/CLI combination is unnecessary when the programmer knows that the I-bit is already set, as is usually true within interrupt service routines that do not themselves alter the I-bit.
2. Clearing Enabled \(\overline{\text { IRQ2 }}\) Flag Bits while I-bit is Clear \(\overline{\mathrm{IRQ}} 2\) requests can also be removed by clearing the interrupt-flag itself. Doing so just as the interrupt is to be serviced should be avoided to prevent improper serial I/O vector selection, as demonstrated in Figure 7 a .
Two special cases of programming practice can also generate this undesirable result. The double-byte read instructions "LDD TCSR" (\$8) and "LDD TRCSR" (\$11) are used to arm and clear interrupt flags TOF, RDRF, and ORFE. As such, they are excellent for use as the software handshake needed during service of these flags, but altogether improper any time their interrupts are enabled and the I-bit is clear.

For example, TOF might set, arm, and clear within the four cycles of "LDD TCSR" execution. Though the request is removed, it is still able to initiate an interrupt entry sequence, resulting in erroneous service of the serial I/O routine (see Figure 7b). Good programming practice would clear interrupt flags only during the appropriate service routine, which is the best solution to this difficulty. "LDD TRCSR" can similarly clear RDRF and/or ORFE while simultaneously initiating an interrupt sequence. Again, the serial I/O vector is selected, which is seemingly proper in this special case. However, the serial interrupt service routine normally polls flags RDRF, ORFE, and TDRE to determine the actual interrupt source. It is possible, then, that RDRF or ORFE service be skipped due to improper flag-clearing.

Table 2 summarizes the several methods by which the serial I/O vector may be improperly selected.

TABLE 2 - METHODS OF GENERATING IMPROPER SERIAL I/O VECTOR SELECTION
\begin{tabular}{|c|c|c|c|c|c|}
\hline The Cause & Control or Flag Bits Affected & \multicolumn{4}{|c|}{The Solution} \\
\hline Clearing IRQ2 enable bit just as interrupt entry sequence begins. & \begin{tabular}{l}
EICl \\
EOCI \\
ETOI \\
TIE \\
RIE
\end{tabular} & \multicolumn{4}{|l|}{Disable these enable bits only while l-bit is set} \\
\hline Clearing IRO2 flags just as interrupt entry sequence begins & All IRQ2 Flags & \multicolumn{4}{|l|}{Do not clear flags directly after CLI instruction.} \\
\hline & TOF RDRF ORFE & \multicolumn{4}{|l|}{Execute these instructions only if 1 -bit is set.} \\
\hline & & LDD & TCSR & LDD & TRCSR \\
\hline & & LDX & TCSR & LDX & TRCSR \\
\hline & & ADDD & TCSR & ADDD & TRCSR \\
\hline & & SUBD & TCSR & SUBD & TRCSR \\
\hline & & CPX & TCSR & CPX & TRCSR \\
\hline & & LDS & TCSR & LDS & TRCSR \\
\hline
\end{tabular}

\section*{AVOID IRQ1 HANDSHAKE VIOLATIONS}
\(\overline{\text { IRQ1 }}\) requests are latched as long as the I-bit is clear (see Figure 2) and will not cause improper selection of the serial I/O vector. However, it is still wise to observe the precautions described for IRQ2 to prevent any unexpected system performance. For example, handshake violations can clear IRQ1 request flags just as interrupt service is being initiated. As with IRQ2, programmers should avoid clearing IRQ1 flags during an instruction that follows CLI. Any of the "LDD-type" violations described previously should also be avoided any time the I-bit is clear, for IRQ1 flags can also set, arm and clear during a single instruction. These violations allow \(\overline{\text { IRQ1 }}\) service to take place, but prevent recognition of the calling flag during IRQ1 polling.

Additionally, the MC6821 and MC6850 offer interrupt request flags that need not be "armed" before clearing - a single memory access does the job. Therefore, limit these accesses to the appropriate service routine so that no request can be missed.
There is no hardware oriented reason to avoid clearing \(\overline{\text { IRQ1 }}\) interrupt enable bits while the I-bit is clear. However, a polling routine cannot reliably test both flag and enable bits when this is the case.

Pulsing the external \(\overline{\text { IRQ1 }}\) line by any form of signal generator without a handshake should normally be avoided.* Edge triggered interrupt lines NMI, IS3, and Input Capture are better used for such signals. Or, an MC6821 or MC6846 can transform these into level-sensitive, handshake controlled request signals which are more suitable for \(\overline{\text { IRQ1 }}\).

\section*{AVOID CLEARING THE I-BIT DURING NMI SERVICE}

There is need to be cautious about clearing the I-bit during
\(\overline{\text { NMI }}\) service because this interrupt can occur at virtually any point in program execution. Some programs that use this technique are likely to service occasional IRQ1 or IRQ2 interrupts twice per request.

Double service occurs whenever an I-bit clearing NMI service routine is executed before the flag-clearing handshake of an already entered \(\overline{\text { IRQ1 }}\) or \(\overline{\text { IRQ2 }}\) service routine. For example, Figure 8 shows that an \(\overline{\text { NMI }}\) occurrence during a particular window of time prevents the quick handshake that clears ICF. When NMI service executes instruction CLI, flag ICF teams with enable bit EICI to again request capture service. As shown, all routines will execute properly and to completion, including double service of the twice-called capture routine.

Clearing the I-bit during other service routines will not generate this situation, although doing so before clearing the calling interrupt request is disastrous. The best way to avoid any problem is to leave the I-bit set throughout NMI service. Where this is undesirable, additional software can be added to the NMI routine stack and compare it to all possibilities that lead to double service. Where such is indicated, clearing the I-bit should be skipped. If the I-bit must be cleared every time, additional software should first clear the interrupt flag scheduled for double service. Clearly, the benefits desired when clearing the I-bit during \(\overline{\text { NMI }}\) service are potentially offset by the added software required to support this technique. For the same reasons, do not program an NMI interrupt service routine to clear the I-bit record contained on its stack. This would allow all portions of a program to be subjected to I-bit clear execution, resulting in potential double service of interrupts.
*Appendix A offers an application of \(\overline{\text { IRQ1 }}\) pulsing that does work, but only under special circumstances.


FIGURE 6
Programs that clear \(\overline{\text { RQ2 }^{2}}\) enable bits while
I-bit is clear risk improper vector selection.


N


FIGURE 7
Programs that clear "enabled" IRQ2 flag bits while
I-bit is clear risk improper vector selection.

- Capture Interrupt

CAPTUR LDAA TCSR Arm ICF for Clearing


\section*{Capture Int. Entry (Near NMII)}

\(\qquad\) Ind \(\quad \stackrel{\text { Capture Service }}{\text { an }}\)
 Select Vector


\section*{APPENDIX A USING IRQ1 AS AN INPUT PIN}

If the circumstances are right, an I/O limited MC6801 system may be able to use the \(\overline{\text { IRQ1 }}\) pin as an extra input. Where no other interrupts are used, this can be accomplished with the simple program of Figure A-1 to clear RAM byte IRQTST while also clearing the I-bit. The state of the IRQ1 pin then determines whether IRQTST will be changed (interrupt occurs) or remain constant (no interrupt occurs). The background program discovers which is the case by simply reading IRQTST. Notice that the processor has no control of input pin IRQ1 in this method, but can still perform the necessary interrupt handshake by setting the I-bit record stored on the stack. This prevents repeat service that would otherwise tie up the processor as long as the IRQI pin is held low.

The same basic method can also be used when other interrupts are to be serviced as well. The IRQ1 pin is again tested in the manner just described, but now routine IRQSRV must also poll other interrupt requests in case they need service, as shown in Figure A-2. If it is important that the various interrupts be serviced promptly, the programmer can scatter CLI instructions through his background software. This still allows the IRQ1 pin to be used as an input, and also permits normal service of all interrupts while \(\overline{\overline{I R Q 1}}\) is high. Whenever IRQ1 is low, IRQSRV becomes an alternate entry path for other maskable interrupt requests.


FIGURE A-1
Using IRQ1 as an input pin.


Routine IRQSRV can also poil other interrupt
requests when using IRQ1 as an input.

\title{
INTERFACING M6800 PERIPHERAL DEVICES TO THE MC68000 ASYNCHRONOUSLY
}

Prepared by:
Arnold J. Morales
Microprocessor Applications Engineer

This application note describes a technique for interfacing M6800 peripheral devices to a MC68000 microprocessor using a four-chip TTL circuit. Any M6800 peripheral is easily interfaced to the MC68000 using the M6800 peripheral control interface ( \(\mathrm{E}, \overline{\mathrm{VMA}}, \overline{\mathrm{VPA}}\) ) that is designed into the MC68000. However, when using this interface, the peripheral must be driven by the MC68000 enable (E) signal . The frequency of this clock is one-tenth of the MC68000 clock frequency with a \(60 / 40\) ( 6 clocks high, 4 clocks low) duty cycle. Certain applications may require a clock frequency other than the one-tenth sample that is readily available. An application using a MC68B54 Advanced Data Link Controller (ADLC) at a high data transfer rate could require an E clock frequency of up to two megahertz because the data transfer rate of the ADLC depends on the transmit and receive clocks which are limited by the E clock frequency.

\section*{TIMING CONSIDERATIONS}

Typical read and write timing for the MC68000 is shown in Figure 1. The relationship between the MC68000 timing and the access timing for the interface circuit given in this application is shown in Figure 2. The best case.timing has data strobe occurring with the minimum setup time to allow peripheral selection on the next falling edge of the E clock. In the worst case timing, the data strobe did not occur in time to allow peripheral selection on the next falling edge of E . Therefore, a full E cycle has to occur and then the peripheral selection is done on the falling edge of that full cycle. The resulting cycle times for these best and worst cases and a comparison between asynchronous and synchronous interfacing is summarized in Table 1.


Figure 1. MC68000 Read and Write Cycle Timing Diagram


Figure 2. Asynchronous Interface Access Timing Diagrams

\section*{BLOCK DIAGRAM}

Figure 3 is a block diagram of a circuit that allows M6800 peripherals, operating at any frequency within their operating range, to be asynchronously interfaced to a MC68000 processor. The data bus is driven by a pair of octal transparent latches. The latch control circuitry uses M6800 peripheral chip select and the \(\mathrm{R} / \overline{\mathrm{W}}\) line of the MC68000 for output enable and data direction information. The DTACK signal from the DTACK generation circuit latches data into the enabled octal latch when the peripheral is deselected.

The peripheral select and DTACK generation circuit uses a data strobe (either upper or lower) from the MC68000, peripheral E, and a M6800 peripheral chip select signal to select the peripheral and generate DTACK.

\section*{CIRCUIT OPERATION}

Figure 4 is a schematic diagram of the interface circuitry. Refer to this diagram during the following discussion. Initially flip flops U1A and U1B are cleared causing a high \(\overline{\text { DTACK }}\) output setting U2 and U3 to a transparent mode.

Latch U2 is in the high-impedance state due to a high on the output enable \((\overline{\mathrm{OE}})\) input. Latch U3 is enabled due to a low on the \(\overline{\mathrm{OE}}\) input.
At the start of a M6800 peripheral access, latch U3 remains enabled if the access is a MC68000 write. If the access is a read, the high \(R / \bar{W}\) and CS inputs to U4A cause U3 to go to the high-impedance state and U2 to become enabled. The peripheral is selected by a low chip select prime ( \(\overline{\mathrm{CS}^{\prime}}\) ). Flip flop U1A is clocked high on the first falling edge of \(E\) with the system chip select (CS) and data strobe (DS) high. The Q output of U1A is applied to U4D, asserting \(\overline{\mathrm{CS}}\) '. Selecting the peripheral at this time ensures that the peripheral has adequate address setup time.

On the next falling edge of \(E\), the \(\bar{Q}\) output of U1B is clocked low asserting DTACK and latching data into the enabled latch. The asserted DTACK signal, inverted by U4D, deselects the peripheral by causing CS' to go high. Flip flop U1 is cleared by DS going low when the access terminates. Clearing U1 also initializes the interface circuitry for the next access.

Table 1. Synchronous and Asynchronous Interface Access Time
\begin{tabular}{|l|c|c|c|c|}
\cline { 2 - 5 } \multicolumn{1}{c|}{} & \multicolumn{2}{c|}{\begin{tabular}{c} 
Read Access Times \\
(MC68000 Cycles)
\end{tabular}} & \multicolumn{2}{c|}{\begin{tabular}{c} 
Write Access Times \\
(MC68000 Cycles)
\end{tabular}} \\
\cline { 2 - 5 } \multicolumn{1}{c|}{} & Best Case & Worst Case & Best Case & Worst Case \\
\hline Synchronous & 9 & 18 & 9 & 18 \\
\hline Asynchronous & 8 & 11 & 9 & 12 \\
\hline
\end{tabular}


Figure 3. M6800 Peripheral to MC68000 Interface - Block Diagram

\section*{SAMPLE CIRCUIT}

An example of this interface circuitry is given in the following paragraphs. This example illustrates how the MC68000 can be interfaced to both a MC6854 Advanced Data Link Controller (ADLC) and a MC6840 Programmable Timer Module (PTM) at the same time. The circuit shown in Figure 5 uses the two megahertz " \(B\) " version parts connected to a MC68000 driven at eight megahertz.

The base addresses for the peripherals in this example are \(\$ 18001\) for the ADLC and \(\$ 18801\) for the PTM. When the MC68000 transfers bytes it asserts the upper data strobe for even addresses and the lower data strobe for odd addresses. The circuit in this example uses the lower data strobe; therefore only odd MC68000 addresses are used. A memory map of the example system is given in Figure 6.

Device Selection - A SN74LS138 1-of-8 decoder (U5) used as an address decoder is used in conjunction with a chip
select signal (CS') developed by U6E to select either the ADLC or the PTM. The PTM requires two chip select inputs, one high and one low, to be selected. The low input is provided by the \(\overline{\mathrm{OS}}\) output of U 5 while the high input is provided by an inverted sample of the \(\overline{\mathrm{CS}^{\prime}}\), developed by U6E.
To select the ADLC, the \(\overline{\mathrm{OF}}\) output of U5 must be high and the \(\overline{\mathrm{O} 1}\) output must be low. The ANDing of \(\overline{\mathrm{O} 5}\) with the high CS' developed by U6E generates the low chip select input required by the ADLC.

Test Program - A flow chart of the test program is given in Figure 7 and a listing is provided in Figure 8. Refer to these figures during the following discussions. The first five lines of code initiate operation of timer 3 in the PTM in the continuous mode, resulting in a square wave at the output of timer 3, pin 6 . The remaining lines of code are for testing the ADLC. The test program is based on the loopback test program given in Motorola publication MC6854UM (AD).



Figure 5. MC68000/MC6840/MC6854 Circuit Example

The ADLC transmitter and receiver clock inputs (TxC, RxC ), are tied together and provided with a clock frequency determined by the desired data transfer rate. The transmitter output (TxD) is tied to the receiver input (RxD) to allow both the transmitter and receiver to be tested at the same time. The test consists of initializing the ADLC, transmitting a series of data bytes, and then storing the data received in a memory buffer based at address labled RECBUF.
The byte to be transmitted, labeled DATA, is located at address \(\$ 3000\). This address is entered into MC68000 address register A1, which will be used as the data pointer for data to be transmitted. The program transmits the same data byte 128 times, a count established by the initial value in MC68000 data register D0. The program can be easily modified to transmit a block of characters based at address \(\$ 3000\) by changing the initial value in data register D0, and postin-
crementing address register A1 after each character is transmitted (line 72).

The main program is a looping, polling sequence. First, the receiver is checked for the presence of a received character by testing the receiver data available (RDA) flag in the ADLC. If a character is present, it is stored in the received data buffer. The transmitter data register available (TDRA) is then checked to determine whether the transmitter is ready for another byte of data. If the transmitter is ready, another data byte is transmitted. The program then loops back to check the receiver again.

Before each character is transmitted, MC68000 data register D0 is decremented and tested. Termination of the program is initiated when the correct number of characters have been transmitted.


Figure 6. Memory Map


Figure 7. Program Flowchart


52
5300107461000038
54001078 6100000C
5500107 C 4A381500
5600108067 F 2
57001082 4E4F 580010840000
* PROCESS TRANSMIT AND RECEIVE TASK TILL DONE
\begin{tabular}{llll} 
PROCES & BSR & RECV & ATTEMPT RECEIVE \\
& BSR & SEND & ATTEMPT TO SEND \\
& TST. & ENDFLG & FINISHED? \\
& BEQ & PROCES & LOOP IF NOT FINISHED \\
& TRAP & 15 & BREAKPOINT WHEN FINIS \\
& DC.W & \(\# 0\) & BREAKPOINT CODE
\end{tabular}

60
* ATTEMPT TO TRANSMIT A CHARACTER

6100108608390006
00018001 SEND BTST.B \#06,ADLC+1 TDRA SET? XMIT READY?
62 00108E 67000014
63001092 OC40FFFF
64001096 6700000C
65 00109A 51C8000A
BEQ RETURN

67 00109E 13D100018007
68 0010A4 4E75


DBRA DO,MORE
* PROCESS LAST BYTE BY TERMINATING
? LAST BYTE SENT? YES IGNORE SENDING MO COUNT DOWN, BRANCH NO

RETURN RTS MOVE.B (Al), ADLC+7

IAST BYTE INIO FRAME
69 * PROCESS NEXT BYTE TO TRANSMIT RETURN TO MAINLINE

70 0010A6 13D100018005 MORE MOVE.B (Al), ADLC+5 71 0010AC 4E75

RTS
SEND NEXT BYTE TO FRA REIURN TO CALLER

73
74
O010AE 08390001
* ATTEMPT TO RECEIVE A CHARACTER
00018003 RECV
\begin{tabular}{|c|c|}
\hline BTST.B & \#1,ADLC+3 \\
\hline BNE & GOTFRM \\
\hline BSR & TRYINP \\
\hline
\end{tabular} 76 0010BA 61000016 77 0010BE 4E75 78
79 0010C0 61000010
80 0010C4 13FC0064
810010 CC 52381500
82 0010D0 4E75
\begin{tabular}{lll} 
& BNE & GOTFRM \\
BSR & TRYINP \\
RTS & \\
* END OF FRAME & PROCESSING \\
GOTFRM & BSR & TRYINP \\
& MOVE. & \(\# \$ 64\), ADLC+3 \\
& ADD. & \# \\
RTS & &
\end{tabular}
? FRAME RECEIVED
BRANCH IF SO ATTEMPT INPUT OF NEXT RETURN TO MAINLINE

INSURE LAST BYTE PROC
CLEAR TX,RX STATUS CIEAR RECEIVER DONE FLAG RECEIVER DONE
RETURN TO MAINLINE


SYMBOL TABLE
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline ADLC & 018000 & CLEAR & 001056 & DATA & 003000 & ENDFLG & 001500 \\
\hline FIREUP & 001028 & GOTFRM & \(00100^{0}\) & LSBT3 & 01880F & MORE & 0010A6 \\
\hline MSBT3 & 01880D & PROCES & 001074 & RECV & 0010AE & RECVBF & 002000 \\
\hline RETURN & 0010A4 & SEND & 001086 & START & 001000 & TRYINP & 0010D2 \\
\hline WCR13 & 018801 & WCR2 & 018803 & & & & \\
\hline
\end{tabular}

\section*{Figure 8. Program Listing (Concluded)}

\title{
INTERFACING THE MC68000 TO THE MC6846 RIOT
}

\author{
Prepared by \\ David Ruhberg \\ Microprocessor Applications Engineer
}

The MC6846 ROM I/O Timer (RIOT) provides several versatile functions which the MC68000 may use with minimal effort. The RIOT features a 2 K by 8 mask-programmable ROM, an 8 -bit I/O port, and a 16 -bit programmable timer/ counter, in one forty-pin package. The MC68000 has the option of addressing the RIOT singly or in pairs, depending on the desired bus width. The 8 -bit bus can be used if the upper and lower data strobes are used. Note that if a single RIOT is used, the MC68000 will not be able to obtain executable code from the ROM within the RIOT. This is due to the limitation introduced by the width of the data bus on the RIOT. Therefore, to effectively interface the ROM in the RIOT to the MC68000, a 16-bit data bus is used in this application. This configuration makes three 16 -bit capabilities available to the MC68000. They are:
- 2 K by 16 bits of mask-programmable ROM
- two parallel, 8 -bit I/O ports, or one parallel, 16 -bit I/O port
- two 16 -bit timers that can be used together or independently

\section*{HARDWARE}

The basic connections needed for the RIOT to function with the MC68000 are: the lower ten address lines (A1-A10), the sixteen data lines ( \(\mathrm{D} 0-\mathrm{D} 15\) ), and the \(\mathrm{R} / \overline{\mathrm{W}}, \overline{\mathrm{RESET}}, \mathrm{E}\), and chip select signals. All of these may be obtained directly from the MC68000 with the exception of the chip select signals. As shown in Figure 1, the eight high-order data lines go to one RIOT and the eight low-order data lines go to the other RIOT. All other connections between the RIOTs are made in parallel. To obtain the chip select signals, some decoding circuitry must be provided. The RIOT may be run synchronously or asynchronously with the MC68000.

Synchronous Operation - To run the RIOT synchronously, some decoding circuitry must be used to provide a low input to the VPA pin of the MC68000 when the RIOT is selected. This synchronizes the MC68000 with E and generates the \(\overline{\mathrm{VMA}}\) signal.

To use the synchronous output of the MC68000, the decoding circuitry must also generate a \(\overline{\mathrm{VPA}}\) signal, in addition to the chip selects. This signal informs the MC68000 that it is addressing a M6800 peripheral and synchronizes the processor with the E clock. The \(\overline{\mathrm{VPA}}\) signal also causes VMA to be generated which can be used for other M6800 peripherals.

Asynchronous Operation - Operating the RIOTs asynchronously with the MC68000 allows the processor to begin executing the next instruction without waiting to synchronize with the E clock. To operate asynchronously, the decoding circuitry must generate a DTACK signal in addition to the chip selects.

\section*{SAMPLE CIRCUIT}

The sample circuit interfaces parallel RIOTs through the MC68000 Design Module (MEX68KDM) data bus, as shown in Figure 2. Since only sixteen address lines (A1-A16) are brought out on this bus, addressing from the MC68000 is incomplete. Special attention should be given in addressing these devices from the MC68000 since the A0 address line on the RIOT corresponds to the A1 address line on the MC68000.

The RIOT used in this sample circuit (MC6846P3 TVBug) has the following characteristics. Having CS0 high and CS1 low selects the ROM, while having CS0 low and CS1 high selects the I/O Timer. Also, address lines A6 and A10 must be high and lines A3, A4, and A5 must be low for the I/O Timer to be selected. The three least-significant address bits are used to address the various I/O Timer control registers. A memory map is given in Figure 3. Besides power and ground, the E, CS0, CS1, R/ \(\overline{\mathrm{W}}, \overline{\mathrm{RESET}}\), and the ten address lines are connected in parallel to the RIOTs.

As mentioned earlier, the address lines are obtained from the limited address bus of the Design Module. Buffers are required to reduce noise on the bus lines. Bidirectional, threestateable buffers are used on the data lines so that data may be transmitted to and received from the Module. The receive enable ( \(\overline{\mathrm{RE}}\) ) signal will go low when \(\mathrm{R} / \overline{\mathrm{W}}\) is low and the I/O

Timer chip select (CS1) is high. The driver enable (DE) signal will go high when \(R / \bar{W}\) is high and either chip select is high.
The decoding circuitry shown in Figure 4 generates the chip select signals for synchronous operation. A high chip select signal (CSO) is generated for the ROM at addresses \(\$ 10000\) through \(\$ 10 \mathrm{FFF}\). The high chip select signal (CS1) is generated for the I/O Timer registers at addresses \(\$ 11880\) through \(\$ 1188 \mathrm{~F}\). The two chip select signals are NORed together to generate the \(\overline{\mathrm{VPA}}\) signal. Valid peripheral address should be generated from an open collector gate or passed through a three-stateable buffer to permit a wire-ORed signal.
For asynchronous operation, the U10 NOR gate used to generate \(\overline{\mathrm{VPA}}\) is replaced with the TTL circuit shown in Figure 5.
The seven-segment displays are used to show the contents on the parallel I/O data registers in the RIOTs.
Address lines A4, A5, and A7 are decoded to allow software manipulation of the timer contained in each RIOT.

\section*{SOFTWARE}

The software needed for the MC68000 to use the RIOT is straightforward. One point to keep in mind is that the

MC68000 addresses every eight bits, even though it executes sixteen-bit instructions. This means that the least-significant byte of an instruction is always located at an odd address, and likewise the most-significant byte is always located at an even address. Since the hardware writes to all sixteen bits at once, the addresses for the control registers are located two addresses apart (i.e., PCR: 11882, DDR: 11884, etc.). In using the ROM, no preliminary software is necessary. However, to use the I/O lines, the peripheral control register must be initialized and the data direction register must be configured before data may be transmitted to or received from the peripheral data register.

The software for the sample circuit is given in Figure 6. The I/O lines are connected to four, seven-segment displays through MC14511 BCD-to-decimal decoders. The software initializes the I/O lines (as outputs) and then outputs the first ten bytes of each ROM. Since the decoders cannot decode hexadecimal numbers greater than nine, the software subtracts eight if the number is greater than nine. Then the code is output to the display for operator inspection. This software is included to give you an idea of the simplicity involved in interfacing to these M6800 peripherals.


Figure 1. MC6846 to MC68000 Interface - Block Diagram



Figure 3. Memory Map


Figure 4. Decoding Circuitry (Synchronous Interface)


Figure 5. Asynchronous Interface Circuitry



Figure 6. Program Listing (Concluded)

\title{
DUAL 16-BIT PORTS FOR THE MC68000 USING TWO MC6821S
}

\author{
Prepared by: James McKenzie \\ Microprocessor Applications Engineering
}

The MC6821 Peripheral Interface Adapter (PIA) is a 40 -pin device having two 8 -bit ports. Each port has its own control register and may be configured as input or output on a bit-by-bit basis.
Two PIAs may be configured on the MC68000 microprocessor bus to give two 16 -bit ports. The ability of the MC68000 to simultaneously access 16 bits of data at an effective rate of up to two megahertz makes it ideal for processing applications using state-of-the-art A/D or D/A converters. The MC68000 is also suited for applications involving advanced peripherals with parallel inputs or outputs and a high data throughput rate.

\section*{ASYNCHRONOUS OPERATION}

The schematic for the MC68000/MC6821 asynchronous interface appears in Figure 1. Typical timing diagrams appear in Figure 2. Edge connector designations for MC68000 signals correspond to the MEX68KDM Design Module bus pin allocations (EXORciser bus). The asynchronous interface is responsible for three major tasks:
- Detecting when the PIAs are being addressed
- Synchronizing the MC68000 bus cycle to the local E clock
- Controlling data flow to and from the PIAs

Bus Buffering - Buffers U1, U2, U3, U16, U17, U18, and U19 are all microprocessor bus buffers/drivers which make this design compatible with the MEX68KDM Design Module. Other buffering schemes may be more appropriate in other applications. In particular, buffers U5, U6, U7 and U8 will provide sufficient data bus buffering in a system where the data bus is not inverted.

Address Decoding - The two PIAs are located at \(\$ 18000-\$ 18007\), as shown in the memory map given in Figure
3. The NOR of address lines A5-A9 (U9A) and address lines A10-A14 (U9B) is ANDed with address line A15 (U11A) and \(\overline{\mathrm{AS}}\) (U11B) to yield chip select (CS). The test and set an operand instruction (TAS) uses an indivisible read-modifywrite bus cycle. Therefore, \(\overline{\text { UDS }}+\overline{\mathrm{LDS}}\) should be used instead of \(\overrightarrow{\mathrm{AS}}\) in the address decoding if the user wishes to execute this instruction on any of the PIA registers. If the TAS instruction will not be executed at these locations, AS should be used in the decoding network to allow the fastest possible access times.

Address lines A1 and A2, respectively, control register selects RS0 and RS1 of both PIAs. Address lines \(\overline{\mathrm{A} 3}\) and \(\overline{\mathrm{A} 4}\) drive CS1 and CS0, respectively, on each PIA. Other addressing schemes using more addressing lines are possible. Only the functions of A1, A2, and CS are fixed.

Enable Synchronizer - Flip-flops U13A and U13B synchronize the MC68000 memory access cycle with enable (E) which runs all M6800 family peripherals. Essentially, this circuit allows chip select to pass to the PIAs only when there is adequate setup time before the next rising edge of E. Initial\(\mathrm{ly}, \mathrm{CS}\) is low as the device is not selected. The next Q output of U13A is low and the \(\bar{Q}\) output of U13B is high because CS drives the clear input of both flip flops. This keeps the output of U12B high ( \(\overline{\mathrm{CS}}\) to both PIAs) and the PIAs are deselected. After the device is selected (CS goes high), the first falling edge of E clocks the Q output of U13A high which forces the output of U12B low, enabling both PIAs. This allows a full half cycle of \(E\) for setup before the rising edge of \(E\). At the next falling edge of E , the Q output of U13A is clocked low. This removes \(\overline{\mathrm{CS} 2}\) from both PIAs (via U12B), latches the data present on the bus (U5, U6, U7, U8) and returns \(\overline{\text { DTACK }}\) to the MC68000 through an open-collector buffer U4A). This terminates the MC68000 memory access cycle.
If a fifty percent duty cycle, two megahertz E signal is used a best case access cycle time of 875 nanoseconds and a worst case access cycle time of 1375 nanoseconds will be obtained.


Figure 1. Asynchronous MC6821 Interface - Schematic Diagram


Figure 2. Asynchronous Interface Timing Diagrams
\begin{tabular}{|c|c|}
\hline \[
\begin{aligned}
& 18000 \\
& 18001
\end{aligned}
\] & Peripheral Data/DDR, A Side \\
\hline 18002 & CRA \\
\hline 18003 & \\
\hline 18004 & \\
\hline 18005 & Peripheral Data/DDR, B Side \\
\hline 18006 & CRB \\
\hline 18007 & CRB \\
\hline
\end{tabular}

Figure 3. Memory Map

Bus Buffers Enables - Gates U12A and U10D coordinate the flow of data on the bidirectional data bus to and from the PIAs. These gates form the Boolean equation \(\overline{\mathrm{R} / \mathrm{W} \cdot \mathrm{CS}}\) (pin 3, U12A) which gates the flow of data to and from the PIAs on U16, U17, U18, and U19. Data is allowed to flow from the PIAs to the MC68000 bus through latches U5 and U7. Also, the signal \(\mathrm{R} / \overline{\mathrm{W}} \cdot \mathrm{CS}\) (pin 8, U10D) allows data to pass from the MC68000 bus to the PIAs through latches U6 and U8. Latches U5, U6, U7, and U8 guarantee that valid data is on the bus throughout the MC68000 cycle, not just when the PIAs are selected.

\section*{SYNCHRONOUS OPERATION}

The MC68000 can control M6800 synchronous parts directly using the M6800 peripheral control bus. This bus consists of enable (E), valid memory address (VMA), and valid peripheral address (VPA). The two 16 -bit ports may be operated synchronously by replacing U13, U12B, and U4A of Figure 1 with the circuitry shown in Figure 4. Valid peripheral address (VPA), a wire-ORed signal, is returned by an open-collector NAND gate when the chip select is detected. As the processor responds with VMA , the PIAs are selected (pin 6, U12B). Enable ( E ) is provided by the MC68000 in this case and has the frequency of the system clock divided by eight. The MC68000 must synchronize VMA with E internally, so this method does not allow as fast an access as the asynchronous interface.

\section*{SOFTWARE CONSIDERATIONS}

Because the upper and lower data strobes ( \(\overline{\mathrm{UDS}}, \overline{\mathrm{LDS}}\) ) are not used in address decoding, an individual PIA cannot be accessed. However, word operations on the MC68000 must begin access on an even address. Therefore, the user must take care to address the registers of the PIA with an even address. If individual access is desired, address line A3 could be shifted into the address decoding network and LDS applied to CS1 of U14 through an inverter. Likewise, UDS could then be applied to CS1 of U15 through an inverter. This would result in the memory map shown in Figure 5.

\section*{PERIPHERAL CONTROL LINES}

The configuration and labeling of the peripheral control lines (CA1, CA2, CB1, CB2) for the PIAs in Figure 1 is for a 16-bit input port (A sides of each PIA) and a 16 -bit output port ( B sides) each programmed for handshake operation. Any of the other configurations of these control lines is possible. The most desirable configuration will depend on the type of peripheral equipment being interfaced and its application. A typical initialization routine for the configuration shown in Figure 1 is given in Figure 6.


Note: When \(\overline{\mathrm{VMA}}\) is used, \(\overline{\mathrm{AS}}\) should be disconnected from the \(\overline{\mathrm{CS}}\) decoding (Figure 1, U11B) and that input is tied active.

Figure 4. Synchronous Interface Circuitry
\begin{tabular}{|c|c|c|}
\hline 18000 & Peripheral Data/DDRA & (U15) \\
\hline 18001 & Peripheral Data/DDRA & (U14) \\
\hline 18002 & CRA & (U15) \\
\hline 18003 & CRA & (U14) \\
\hline 18004 & Peripheral Data/DDRB & (U15) \\
\hline 18005 & Peripheral Data/DDRB & (U14) \\
\hline 18006 & CRB & (U15) \\
\hline 18007 & CRB & (U14) \\
\hline
\end{tabular}

Figure 5. Alternative Memory Map

\section*{MODES OF OPERATION}

The PIAs may be operated in one of two basic modes, polled or interrupt driven. Polling can cause excessive execution time overhead when more than just a few peripherals are on the bus, so interrupts are usually an attractive alternative. There are many ways to run an interrupt driven system, especially on the MC68000 which has seven priority levels of interrupt and can handle up to 192 unique user interrupt vectors. The MC68000/MC6821 interface yields four interrupt request lines giving a high degree of versatility for interrupting, regardless of the prioritizing scheme used or whether the PIAs are configured as 8 -bit ports, 16 -bit ports or a combination of both.

\section*{32-BIT PORTS}

If address line A1 is allowed to drive RS1 and address line A2 drives RS0, then the peripheral data registers for the two PIAs will occupy four consecutive locations of memory beginning at \(\$ 18000\). This location may be used as a 32 -bit input or output port. Control register A would be located at \(\$ 18004\) and control register B would be at \(\$ 18006\). Keep in mind that these last two registers are each 16 bits wide, as shown in Figure 7. The 32 -bit port could be accessed with long word attribute op codes such as:

MOVE.L \(\$ 18000\),D0

\section*{CONCLUSION}

Two PIAs provide an excellent parallel I/O port for the MC68000 and are easily interfaced to the standard asynchronous bus. If B series parts are used, the PIAs may be accessed at effective rates of greater than 1.0 megahertz.
\(\begin{array}{ll}2 & \\ 3 & \\ 4 & \\ 5 & 0001 E 600 \\ 4 & 000800\end{array}\) 10018000 00018004 00018002 \(0001806{ }^{\circ}\) 10000000 00001FFFF 00002525 00020000 000000
(

MOVE., WACDFAOCKA
MOVE. 4 FOTFIAMDDFA
MOVE. 4 ITNITARLFA
RIUE. W FACDRE.CRF
MOUE.W AOIRE, DDFE:


DCAT ILMA DI FPFRTFHERAL DATA FEGCSTEF: A CHABIDH OF FPFIFHEFAL DATA REBISTEF E LDCATICN OF PATA DIRECTIDN REGTGTEF A GGATION OF DATA DXFECTION REGXSTER E: LOCATTON OF CONTROL REGXSTER A TS an or con ris krerster e FTS AL HEAS AG GUTHTS


Wal ilf TO ACCESS DDFA THFOUGH DRA


AFN DOFA I 1 S RETS A STDE AS INFUT HAMDSHAKE MODE, INTERFLIFT ENAELED MFEN DDKE ( 16 EITS
: Sulte as ultrit HAMASHANE MODE + INTEFFFIFT ENAEL ED

Figure 6. Initialization Routine
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline IRQ1 & IRO2 & CA2 Control & \begin{tabular}{l}
DDRA \\
Access
\end{tabular} & \begin{tabular}{l}
CA1 \\
Control
\end{tabular} & IRQ1 & IRQ2 & CA2 Control & DDRA Access & \begin{tabular}{l}
CA1 \\
Control
\end{tabular} \\
\hline
\end{tabular}

CRA, U15
CRA, U14

Figure 7. 16-Bit Control Register

\title{
COLOR GRAPHICS FOR THE MC68000 USING THE MC6847
}

\author{
Prepared by: \\ Rex Davis \\ Microprocessor Applications Engineer
}

Color graphics can be a valuable addition to a variety of MC68000 applications. Typically, color graphics circuits are expensive and complicated. These same color graphics circuits generally have limited capabilities and are very hardware intensive. The MC6847 Video Display Generator (VDG) offers a low cost, versatile, easy to use alternative.

The VDG creates a composite video signal according to information read from the display memory in the mode defined by the VDG control pins. The composite video signal can be used to modulate the input of any commercially available color or black and white television receiver. The VDG has 12 distinct display modes available and allows certain variations within certain modes. All display modes and their variations are controlled by the state of eight different VDG pins. The eight display mode pins give the user the ability to combine display modes within a single display frame, e.g., alphanumerics and a compatible graphics mode.

The 16 -bit data bus of the MC68000 can be used to give the user full control of all VDG display modes on-the-fly. This additional control over the VDG display modes, combined with the ability of the MC68000 to manipulate data through its extended arithmetic capabilities and its ability to move blocks of data quickly and efficiently, gives the user the capability to monitor and display changing data quickly and efficiently as might be necessary in commercial, industrial, or scientific applications. The MC68000/MC6847 interface described in this application note, or a variation of it, could be used in a typical application.

\section*{BASIC IMPLEMENTATION}

Since the display information for the VDG is stored in memory, the MC68000 can alter the display by changing the contents of that memory. The MC68000/MC6847 interface then becomes a shared-memory interface. The primary problem then becomes a matter of guaranteeing that memory is accessed by only one device at a time. Figure 1 is a block diagram of the MC68000/MC6847 interface.

The MC68000 is buffered from the display memory by three-state buffers and transceivers which are active only during a processor access of display memory. During a processor access, the VDG address bus is forced to a high-
impedance state. Display memory is only 12 bits wide, and a 4-bit latch is used to capture data for some of the VDG control pins. Not all of the VDG display modes may be used in the same frame without some additional attention by the user; however, the latch could be replaced with an additional 6 K by 4 bits of memory. A data transfer acknowledge ( \(\overline{\text { DTACK }}\) ) signal is generated so that either fast or slow memory can be efficiently used.

\section*{CIRCUIT DESCRIPTION}

A schematic diagram of the MC68000/MC6847 interface is given in Figure 2. The select circuitry is formed around two SN74LS138 1-of-8 decoders. If the MC68000 accesses any of the 6 K of memory, pin 8 of the SN74LS21 outputs a signal which switches the display memory bus from the VDG to the MC68000. First, the VDG address bus is put into a highimpedance state. Next, SN74LS138-2 is deselected so that only the memory selected by the MC68000 is accessed. Finally, the data and address buffers connect the MC68000 address and data bus to the display memory. If the MC68000 is not accessing memory, then the MC68000 is isolated from the display memory by placing the data and address buffers in the high-impedance state. Decoder SN74LS138-2 is selected and accesses the display memory required by the VDG. The VDG is then released to scan the memories (MCM2114) for display information.

In order to guarantee that no incompatible display modes are used within the same scan frame, only the last data write to any even memory location can alter the latch; therefore, the VDG will always read the same data from the SN74LS75 latch between MC68000 writes to the display memory. However, the user could still adversely affect the display if the MC68000 writes occurred within the VDG display scan. The frame sync pin of the VDG is low when the VDG is not in the active display window and could be used as an interrupt or polled to determine when the MC68000 can safely write to the display memory.

The DTACK signal is generated by the SN74LS95 shift register and is necessary for the completion of any MC68000 display memory access. The shift register will add two additional wait states for each successive output; i.e., Q1 gives
two wait states, Q2 gives four wait states. Output Q 0 will give no wait states. Table 1 lists the two critical memory specifications: data setup time and access time and the shift register output necessary to guarantee operation.

Typically, access time is the more critical specification. Output Q1 was chosen to be used with the MCM2114-30 ( 300 ns access time) memories used in this application although faster or slower memories could have been used. The speed of the display memory determines the rate at which data can be moved into the display memory. Other factors determining the speed of the data transfer are: the
method used to determine when the VDG is out of the active display area; and the software routine used to move the data.

\section*{CONCLUSION}

The MC68000/MC6847 interface described in this application can be expanded or limited, according to the user's application, with relative hardware ease. Any approach of shared memory could be used as long as no bus conflicts result. Even the simple approach taken in this application results in a powerful, low cost color graphics system for the MC68000.

Table 1. Required Shift Register Output
\begin{tabular}{|l|c|c|c|c|}
\hline & Q0 & Q1 & O2 & Q3 \\
\cline { 2 - 5 } Data Setup Time (ns) & 230 & 355 & 480 & 605 \\
Access Time (ns) & 250 & 375 & 500 & 625 \\
\hline
\end{tabular}


Figure 1. MC68000/MC6847 Interface - Block Diagram


Figure 2. MC68000/MC6847 - Schematic Diagram

\title{
SOFTWARE REFRESHED MEMORY CARD FOR THE MC68000
}

\author{
Prepared by: \\ Duane Graden \\ Microprocessor Applications Engineer
}

This application describes the hardware and software to implement a software-refreshed, dynamic memory card for use in an eight megahertz MC68000 system. This refresh approach consumes less than five percent of processor time. The MCM4116 16K RAM was chosen for this design, but the techniques discussed are applicable to the MCM6664 64 K RAM as well.
Refresh techniques fall into two categories, hardware and software. Hardware refresh is more component intensive with little or no overhead in program time, while software refresh has less hardware and more program overhead.
Hardware refresh means that the required circuitry must refresh the dynamic RAM cell with little or no impact on execution of instructions by the processor. Normally, this means accessing the address bus during a dead part of the cycle. Another drawback is the complex circuitry, usually requiring the use of expensive delay lines.

Software refresh means that the processor must execute a software routine to refresh dynamic memory. To accomplish this, an interrupt service routine, such as the level seven interrupt service routine on the MC68000, can be dedicated to refresh the memory. Every time the interrupt is recognized, a hardware enable allows the refresh routine to refresh the dynamic RAM.

\section*{TIMING SIGNALS}

Timing requirements of MCM4116 RAMs and the MC68000 are easy to match because of the asynchronous nature of the MC68000 bus structure. The MC68000 can wait for the slowest RAM through the use of the data transfer acknowledge ( \(\overline{\mathrm{DTACK}}\) ) signal. As long as DTACK is asserted a setup time before the falling edge of any clock state ( S 4 or later), it will be recognized during that state. Termination of the access is \(11 / 2\) clock periods later. Figure 1 is a timing diagram for a read, write, and refresh operation.

The \(\overline{\mathrm{RAS}}\) and \(\overline{\mathrm{CAS}}\) signals are the row address and column address multiplex control inputs, respectively, for the seven memory address lines A1 through A7. Since no chip select inputs are present with this dynamic memory, \(\overline{\mathrm{RAS}}\) is the active low signal that starts a memory access cycle. When RAS falls, the row address of the location to be accessed is latched into memory. Similarly, the falling edge of \(\overline{\mathrm{CAS}}\) latches the column address into memory.

The refresh cycle shown in Figure 1, is known as \(\overline{\text { RAS }}\)-only refresh. Row address select is low, \(\overline{\mathrm{CAS}}\) is high, R/ \(\overline{\mathrm{W}}\) does not matter, and the row address of the row to be refreshed is present on the seven address lines. Each row of memory requires a refresh cycle to be performed every two milliseconds for data to be retained. For the MCM4116 memory, there are 128 rows and, therefore 128 refresh cycles required every two milliseconds.

\section*{HARDWARE DESCRIPTION}

Figure 2 is the schematic diagram for a dynamic memory card using MCM4116 memories. This card, when used with a MC 68000 system, provides 64 K bytes of memory from 32 K to 96 K of the physical address map.

Memory decoding is done with the upper and lower data strobes and address lines A15 and A16. The data strobes divide the memory into even and odd blocks, respectively. The upper data strobe chip selects even bytes from 32 K to 96 K by activating a row address select upper (RASU) signal. Address lines A15 and A16, through decoder U2 and gate U4, decode whichever of the two banks of even memory (RAS1U or RAS2U) is selected. Similarly, the lower data strobe activates a row address select lower (RASL) signal.

Column address select ( \(\overline{\mathrm{CAS}}\) ) is activated on the second falling edge of the eight megahertz clock after \(\overline{\text { RAS }}\) is asserted by flip flop U9. Both RAS and CAS are turned off when the data strobes are inactive.


Figure 1. Read, Write, and Refresh Timing Diagrams


Figure 2. Dynamic Memory Card - Schematic Diagram

Multiplexed addresses for the dynamic memory are supplied by multiplexers U7 and U8. The row address on address lines A1 through A7 is present on the memory address lines until \(\overline{R A S}\) is asserted. On the next rising edge of the eight megahertz clock, the column address on address lines A8 through A14 is on the memory address lines. The multiplexed address is valid only when RAS or CAS is present, making an enable for the multiplexers unnecessary.

Memory refresh is controlled by U11, a MC6840 programmable timer module (PTM). Once programmed, the PTM timer used (the PTM has three timers) causes a level seven interrupt every 1.9 milliseconds ( 2 milliseconds - routine execution time). This interrupt enables all four banks of memory for simultaneous refresh.

Interrupts with M6800 type peripherals are handled with a reference to the internal vector table. Figure 3 is a schematic of the hardware used with the MC68000 to create a vectored interrupt (level one to level seven). The level present on the IPL0, IPL1, and IPL2 lines is checked against the interrupt level of the processor. If it is higher than the internal level, an interrupt sequence is started. The function code outputs will be high and address lines A1, A2, and A3 will be the vector number of the interrupt being serviced (in this case, all high). Now decoders U1 and U3 (Figure 1) decode the level seven interrupt and generate valid peripheral address (VPA) to the MC68000 through U13 and U9. The assertion of valid peripheral address causes the internal vector table entry for level seven to be fetched and used as the starting location of the service routine. At the same time, U12 and U13 enable all \(\overline{\mathrm{RAS}}\) signals and disable \(\overline{\mathrm{CAS}}\) for refresh of the memories.

\section*{OPTIONAL HARDWARE}

One situation may occur with the memory card where data might be lost. If the reset button is held closed too long, data could be lost. To prevent this, the circuitry shown in Figure 4 can be added. This provides for a single E cycle reset which will retain the integrity of the stored data.

When power is initially applied to the MC68000, a reset must occur for at least 100 milliseconds after the supply voltage has reached 4.75 volts for proper power-up reset. This means that a one shot or a resistor-capacitor combination should be used to hold the clear pin of the flip flops at or below the logic low level ( 0.8 volts) for the required time. The E signal will clock the 2 -bit counter twice. This presets flip flop U3, removing the system reset. On a non-powerup reset, the reset switch is closed, clocking a low into flip flop U3. Gate U4 provides debounce of the reset switch, allowing only one clock pulse into flip flop U3. Again, E will clock the counter removing reset.

\section*{SOFTWARE}

Row address select-only refresh is the refresh method used in this application. It is accomplished by a hardware enable (level seven interrupt) and 128 NOPs for the service routine.

The level seven interrupt being low enables all four \(\overline{\text { RAS }}\) signals and disables CAS. Each NOP increments the address bus to provide the 128 row addresses ( 0 to 127) needed for refreshing all four banks of memory. Incrementing the address bus accesses and refreshes that row.

However, this has one problem - reset. If a reset occurs just prior to an interrupt for software refresh, data could be lost due to a late or missing refresh cycle. This problem is solved by locating the software refresh routine at the beginning of the reset code. A hardware enable for reset refresh enables \(\overline{\mathrm{RAS}}\)-only refresh in the same way that the level seven interrupt signal did for a normal refresh. In addition, the refresh at reset must load the stack with a valid return address, to return to when the return from interrupt (RTI) instruction is executed at the end of the refresh routine. Figure 5 is a listing of this software with comments to document the reset refresh.
Refresh is enabled at restart by U10 and U13. All \(\overline{\text { RAS }}\) signals are on and all \(\overline{\mathrm{CAS}}\) signals are off. Like a normal refresh operation, \(\overline{\mathrm{CAS}}\) is enabled by the first access to memory after the refresh routine. Software refresh with the MC68000 is an efficient option to implement dynamic RAM without costly delay lines. The application presented here has only a five percent program time overhead.


Figure 3. Single-Cycle Reset Circuit - Schematic Diagram


Figure 4. Vectored Interrupt Circuit - Schematic Diagram
```

PAGE 001 S68K .SA:0
DATARL EQU \$18005
DATAR EQU \$18007
CTRI EQU \$18001
CTR2 EQU $18003
    PEA FIREUP
*
*
MOVE SR,D
MOVE Dl,-(SP)
MOVE,B #$FE,CTR2
MOVE,B \#\$09,DATARI * INITIALIZE PTM TIMER
MOVE,B \#\$47,DATAR
MOVE,B \#\$7D,CTRI *****
*

*     * LEVEL }7\mathrm{ INTERRUPT
* 

NOP
NOP
NOP
-a,on-

* LEVEL }7\mathrm{ INTERRUPT
* ENTRY POINT
******
LOAD STACK WITH
    * USER INITIALIZATION
    * AND STATUS REGISTER
*                                   * 128 NOP'S FOR REFRESH
    
NOP
NOP
NOP
RTE
FIREUP ******* BEGINING OF USER RESET INITIALIZATION

```

Figure 5. Program Listing

\title{
ASYNCHRONOUS COMMUNICATIONS FOR THE MC68000 USING THE MC6850
}

\author{
Prepared by: \\ Charles Melear \\ Microprocessor Applications Engineer
}

\begin{abstract}
Interfacing the MC6850 Asynchronous Communications Interface Adapter (ACIA) to the MC68000 is easy due to the fact that the MC68000 has a special cycle to handle M6800 peripherals. The ACIA data bus can be placed on either the upper or lower eight bits of the MC68000 data bus with equivalent results. Using the upper byte implies an even address and use of the upper data strobe (UDS), and the lower byte implies an odd address and the use of the lower data strobe ( \(\overline{\mathrm{LDS}}\) ). In this application, the ACIA is placed on the lower byte of the data bus.
\end{abstract}

\section*{INTERCONNECTIONS}

Enable (E) and \(\mathrm{R} / \overline{\mathrm{W}}\) are connected to the corresponding pins of the MC68000. Several signals are generated to form chip selects as shown in Figure 1. Valid memory address (VMA) from the MC68000 is an active low signal (as opposed to active high for the MC6800) as well as \(\overline{\mathrm{LDS}}\). The NOR of the two signals is used to develop CS1. The address \$F3FFXX is generated by address lines A8 through A23 to enable a SN74LS154 four-to-sixteen line selector. Address lines A4 through A7 are used to generate a low output at 02 of the SN74LS154 to be used for CS2 of the ACIA. Address line A1 is used for the register select (RS) pin of the ACIA. This puts the ACIA status register at address \$F3FF21 and the control register at address \(\$\) F3FF23. If the ACIA has been placed on the upper byte, the addresses would be \(\$\) F3FF20 and \$F3FF22, respectively. To complete the circuit, a signal called valid peripheral address ( \(\overline{\mathrm{VPA}}\) ) must be generated and returned to the MC68000 to indicate that a

M6800 cycle is being executed. The SN74LS154 has two active low chip enable lines which are driven by the gates that form address \$F3FFXX from address lines A8 through A23. Since the SN74LS154 always picks M6800 peripherals, the two chip enable lines can be ORed to develop VPA. Since more than 16 peripherals could exist, it is best to make the device actually driving the VPA line an open collector output so that several gates can be wire ORed.

\section*{OPERATION}

Operating the ACIA is relatively easy as shown in the flow chart given in Figure 2. Once the control register is set up, the status register is monitored for receive data register full (RDRF) and transmit data register empty (TDRE) indications, as well as error signals and handshake lines. The handshake lines such as request to send ( \(\overline{\mathrm{RTS}}\) ), clear to send (CTS), and data carrier detect ( \(\overline{\mathrm{DCD}}\) ) indicate which conditions are present so that the MPU can ascertain when transmission can occur. Once all conditions are ready, transmission or reception or both can begin.

A sample program is given in Figure 3 that shows the MC68000 receiving a character from a terminal through the ACIA and then echoing that character back to the terminal. Essentially, the MC68000 checks to see that transmission and reception can occur. The status register is polled until a character is received. The character is read and then written back to the ACIA for transmission to the terminal as soon as the transmit data register is empty. Of course, any number of subroutines or additional code could be executed before looking for the next character from the ACIA.


Figure 1. MC6800 to MC6850 Interconnections


Figure 2. ACIA Operation - Flow Chart
```

1 00000000
00F3FF00
00F3FF00
00F3FF02
00F3FFO2
00020000
00000008
000000 00020000
000004 00000008
0 000008 13FC0003
00F3FF00 MOVE.B \#\$03,ACIACR RESET ACIA
11 000010 13FC0051
00F3FF00 MOVE.B \#\$51,ACIACR INITIALIZE ACIA
12000018 103900F3FF00 ERROR MOVE.B ACIASR,DO GET STATUS
13 00001E 0200007C AND.B \#\$7C,DO MASK IRQ,TDRA,RDA
14000022 66F4
1500002408390001
OOF3FFOO READS1 BTST \#O1,ACIASR
16 00002C 66F6 BNNE READSI
17 00002E 103900F3FF02 MOVE.B ACIADR,DO READ CHARACTER
1800003408390002
OOF3FFO0 READS2 BTST \#02,ACIASR IS TDRA SET?
19 00003C 66F6 BNE READS2 LOOP IF NO
20 00003E 13C000F3FF02 MUVE.B D0,ACIATR TRANSMIT CHARACTER
21 000044 60D2
22
BRA ERROR STIART OVER
END
****** TOTAL ERRORS 0- 0

```
SYMBOL TABLE
\begin{tabular}{llllll} 
ACIACR & F3FF00 ACIADR & F3FF02 ACIASR & F3FF00 ACIATR & F3FF02 \\
ERROR & 000018 & READS1 & 000024 & READS2 & 000034 RESET \\
SYSTACK & 020000 & & & & \\
& & & &
\end{tabular}

Figure 3. ACIA Operation - Sample Program

\title{
SYNCHRONOUS I/O FOR THE MC68000 USING THE MC6852
}

\author{
Prepared by: \\ James McKenzie \\ Microprocessor Applications Engineering
}

The MC6852 Synchronous Serial Data Adapter (SSDA) provides both a synchronous serial transmitter and synchronous serial receiver in a single, 24 -pin device. Synchronous data communications is inherently more efficient than asynchronous data communications because each character need not be framed for error detection. Hence, synchronous data communications lends itself to higher data rates and applications which are synchronous in nature, such as serial communications between synchronous processors.

The SSDA is particularly well-suited for data communications applications involving byte-oriented protocols such as Bisync. Both the SSDA transmitter and receiver are interfaced to a single 8 -bit bidirectional data bus. Data to be transmitted is loaded from the MPU data bus into a 3-byte FIFO on the SSDA. An 8 -bit shift register is used to serially transmit data from the last FIFO location; parity may also be appended. Received data enters another 8 -bit shift register where parity may be checked. Data from the shift register enters a 3-byte receiver FIFO which presents the data in parallel form to the MPU bus.
The SSDA has five write-only registers which allow software selection of variables such as transmit/receive word format, mode of synchronization, separate interrupt control configuration for transmitter and receiver, individual software reset for transmitter and receiver, and access to the transmitter data FIFO. Two read-only registers allow access to receiver data as well as a status register which has flags for the transmitter/receiver interrupts, transmitter/receiver error conditions and external sync control line status.

Any series product of the MC6852 may be interfaced to the MC68000 as shown in Figure 1. Typical timing diagrams for this interface (B part only) appear in Figure 2.

\section*{ASYNCHRONOUS OPERATION}

Address Buffering and Decoding - Buffers U1, U2 and U3 buffer address lines A1 through A16, as well as AS and \(\mathrm{R} / \overline{\mathrm{W}}\). This scheme is compatible with the MEX68KDM Design Module. All pin numbers shown on the left side of Figure 1 are for MEX68KDM/EXORciser bus pin allocations. Other forms of buffering/termination may be used to suit the user's configuration. Gates U9, U11A, U10E, and U11B decode the address lines for address block \(\$ 18000\) to \(\$ 1801 F\). The SSDA is located at \(\$ 18009\) (mirrored at \(\$ 1800 \mathrm{D}\) ) and \(\$ 1800 \mathrm{~B}\) (mirrored at \(\$ 1800 \mathrm{~F}\) ).

E Synchronization and RS Control - The continuous E signal which M6800 family peripherals require for operation will, in general, be asynchronous with MC68000 bus operation and, therefore, asynchronous with respect to chip select (pin 6, U11B). Flip-flop U13 serves to synchronize E with the chip select, supply chip select ( \(\overline{\mathrm{CS}}\) ) to synchronize the peripheral part, and return DTACK to the asynchronous MC68000. Chip select (pin 6, U12B) is passed to the peripheral on the first falling edge of \(E\) past the assertion of CS (pin 6, U11B). This guarantees that there will always be sufficient setup time for the synchronous peripheral. Data transfer acknowledge (pin 8, U13B) is returned and CS removed from the peripheral on the next falling edge of \(E\). Chip select for the peripheral is inverted by U1OC and NANDed with address line A3 (pin 8, U12C) to complete the decoding and drive CS on the SSDA. Register select (RS) on the SSDA is driven by address line A1.


Figure 1. MC68000/MC68B52 Interface - Schematic Diagram


Figure 2. MC68000/MC68B52 Interface - Timing Diagrams

Data Bus - The SSDA shown in Figure 1 is interfaced to the lower eight bits of the MC68000 data bus. Buffers U16 and U17 are inverting bidirectional buffers which make the interface compatible with the MEX68KDM Design Module. They may be omitted in any system which does not have an inverted data bus. In this case, U5 and U6 will provide sufficient bus buffering. Latches U5 and U6 are transparent 8 -bit latches with three-state outputs which govern the flow of data to and from the SSDA. Gates U12A and U10D ensure that data is channeled toward the SSDA except when \(\overline{\mathrm{AS}}\) is low, CS is high, and \(\mathrm{R} / \mathrm{W}\) is high which prevents contention on the MC68000 bus itself. Data is latched on the rising edge of \(\overline{\mathrm{CS}}\) (pin 6, U12B) and held until the rising edge of DTACK. This ensures that valid data is present on the MC68000 bus until the completion of a memory read cycle even though the synchronous peripheral may already be deselected. The transparency of the latches allows adequate data setup time on a memory cycle.

\section*{SYNCHRONOUS OPERATION}

The SSDA may also be operated on the M6800 peripheral control bus provided by the MC68000. This bus consists of enable (E), valid memory address ( \(\overline{\mathrm{VMA}}\) ), and valid peripheral address ( \(\overline{\mathrm{VPA}}\) ). If the user wishes to use this feature of the MC68000, the circuitry of Figure 3 may be substituted for U13, U12B, and U4A of Figure 1. Valid peripheral address is returned to the MC68000 when chip select is detected. An open-collector gate is used because
\(\overline{\text { VPA }}\) is a wire ORed signal. When the processor repsonds with VMA, the SSDA is selected. Enable ( E ) is derived from the system clock and provided directly by the MC68000. Therefore, if a clock frequency lower than eight megahertz is used, it may be desirable to replace U20A with an independent transmit/receive clock source to maintain high data transfer rates on the SSDA
In general, this interface is slower than the asynchronous one.

\section*{PROGRAMMING THE SSDA}

Figure 4 contains a typical initialization routine for the SSDA transmitter/receiver circuit shown in Figure 1. In this example, the SSDA is configured to transmit and receive 7-bit characters with odd parity. The transmitter is programmed to transmit sync code on underflow (transmitter FIFO empty) so as not to lose synchronization. The receiver is programmed to synchronize within two consecutive sync codes and to remove all sync characters ( \(\$ 80\) in this case) that appear in the data stream. Interrupts from the receiver are enabled while transmitter availability and error detection must be checked by polling the status register.

\section*{CONCLUSION}

The MC6852 is easily interfaced to the standard asynchronous bus of the MC68000 or the more conventional M6800 peripheral control bus. In either case, the MC6852 is a useful part in applications calling for synchronous protocol.


Note: When \(\overline{\mathrm{VMA}}\) is used, \(\overline{\mathrm{AS}}\) should be disconnected from the \(\overline{\mathrm{CS}}\) decoding (Figure 1, U11B) and that input tied active.

Figure 3. Synchronous Interface Circuitry

OFENS SYNC CODE WITH TX/FIX REGET OFEES CNTFLZ WXTH TX/FIX FEESE.I DFENS CNTFI 3 WITH TX/FX FEESET LOCATTON CIF CONTFCIL FEEGESTEF 1 LOCATICIN OF CONTFOL FEECISTER 2. LOCATION OF CONTFOL FEEGTSTEF 3 LOCATION OF TFAANMMTTEF FIFEC LOCATION OF FECEETUER FFIFO LOCATION OF FECEIUER FETFO
LOCATION OF !STATISS FEGTSTEK LOCATHON OF STATUS FEGTSTER
LOCATION OF SYNC CODE FEGISTER INITTAI IZATION OF CNTRLI. 1.
INITTALIZATION OF CNTRL_2
INITTAL TZATXON OF CNTFI. 3 SYNCHFONILZATITON CODE.

DFEN SYNL COLDE
WFTTE SYNC CIODE
DFEN CONTFOL. 2.
TSU, \(フ\)-E:IT,ODD FAFAITY,1-EYTE,SM SET
DFEN CONTEOL 3
2-CHAF, INTEF:NAL SYNC:
DFEN TX,FAE, STKIP SYNC

\title{
PRIORITIZED INDIVIDUALLY VECTORED INTERRUPTS FOR MULTIPLE PERIPHERAL SYSTEMS WITH THE MC68000
}

\author{
Prepared by: \\ Rex Davis \\ Microprocessor Applications Engineer
}

Commercial and industrial microprocessor systems typically consists of a processor interfaced with some type of peripherals which, most of the time, require service from the processor. When a peripheral requires service, it flags the processor with an interrupt request. The processor will determine if the interrupt is to be serviced by checking an interrupt mask.

If the mask is not set, then the processor has an interrupt service timing requirement which, along with the data rate and interrupt frequency, can be used to determine the relative priority of each of the peripherals in the system. If two or more peripherals attempt to request service simultaneously, the relative priority of each peripheral determines which peripheral receives service first. In order to minimize the risk of violating timing requirements of lower priority peripherals, the processor must quickly identify and service the current highest priority interrupt. The address of the service routine is contained in a vector; and every interrupt source should have a unique vector for its service routine.

\section*{MC68000 INTERRUPT STRUCTURE}

Interrupt requests are input to the MC68000 through three pins which represent seven levels of interrupt priority and a quiescent state (no interrupt). The MC68000 status register contains a three-bit mask which only enables interrupts of a higher priority than the level represented in the three-bit mask. The interrupt mask can be modified under software control, thereby increasing user control of peripheral inter-
rupt requests. The user's hardware generates an interrupt request by encoding the peripheral interrupt into one of seven interrupt priority levels and driving the interrupt request lines with the three-bit representation of that priority level.

Figure 1 is a flow chart of the MC68000 interrupt process. Interrupt requests are considered by the MC68000 to be pending until the completion of the current instruction execution. If, at that time, the priority of the pending interrupt is less than or equal to the current processor priority represented by the three-bit interrupt mask, then the next instruction is executed. If the priority of the pending interrupt is greater than the processor priority, then interrupt exception processing begins. During interrupt exception processing, the MC68000 places the level of interrupt priority on address lines A1, A2, and A3. These lines can be used to quickly determine which group of peripherals might have generated the interrupt request. Simultaneously, the function code outputs ( \(\mathrm{FC} 0-\mathrm{FC} 2\) ) are set to indicate an interrupt acknowledge (IACK) which flags the user hardware that exception processing has begun. The MC68000 architecture uses the first 1024 bytes of memory for vector storage.

Any exception to free-running operation, such as an interrupt, has a vector stored at a unique location in the 1024 byte exception memory map. Exceptions other than interrupts, include reset, system errors, software traps, and unimplemented instruction emulators, as shown in Table 1. Since each vector, except reset, requires a 32 -bit address, four bytes are required to store each vector. Reset is a special case which requires two 32 -bit addresses or eight bytes of memory.


TIMING DIAGRAM

Figure 1. MC68000 Interrupt Acknowledge Sequence Flow Chart and Timing Diagram
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Vector Number(s)} & \multicolumn{3}{|c|}{Address} & \multirow[t]{2}{*}{Assignment} \\
\hline & Dec & Hex & Space & \\
\hline 0 & 0 & 000 & SP & Reset: Initial SSP \\
\hline 1 & 4 & 004 & SP & Reset: Initial PC \\
\hline 2 & 8 & 008 & SD & Bus Error \\
\hline 3 & 12 & 00 C & SD & Address Error \\
\hline 4 & 16 & 010 & SD & Illegal Instruction \\
\hline 5 & 20 & 014 & SD & Zero Divide \\
\hline 6 & 24 & 018 & SD & CHK Instruction \\
\hline 7 & 28 & 01C & SD & TRAPV Instruction \\
\hline 8 & 32 & 020 & SD & Privilege Violation \\
\hline 9 & 36 & 024 & SD & Trace \\
\hline 10 & 40 & 028 & SD & Line 1010 Emulator \\
\hline 11 & 44 & 02 C & SD & Line 1111 Emulator \\
\hline \(12^{*}\) & 48 & 030 & SD & (Unassigned, reserved) \\
\hline \(13^{*}\) & 52 & 034 & SD & (Unassigned, reserved) \\
\hline \(14^{*}\) & 56 & 038 & SD & (Unassigned, reserved) \\
\hline 15 & 60 & 03C & SD & Uninitialized Interrupt Vector \\
\hline \multirow[t]{2}{*}{16-23*} & 64 & 04C & SD & (Unassigned, reserved) \\
\hline & 95 & 05F & & - Spurious Interupl \\
\hline 24 & 96 & 060 & SD & Spurious Interrupt \\
\hline 25 & 100 & 064 & SD & Level 1 Interrupt Autovector \\
\hline 26 & 104 & 068 & SD & Level 2 Interrupt Autovector \\
\hline 27 & 108 & 06 C & SD & Level 3 Interrupt Autovector \\
\hline 28 & 112 & 070 & SD & Level 4 Interrupt Autovector \\
\hline 29 & 116 & 074 & SD & Level 5 Interrupt Autovector \\
\hline 30 & 120 & 078 & SD & Level 6 Interrupt Autovector \\
\hline 31. & 124 & 07 C & SD & Level 7 Interrupt Autovector \\
\hline \multirow[t]{2}{*}{32-47} & 128 & 080 & SD & TRAP Instruction Vectors \\
\hline & 191 & OBF & & - \\
\hline \multirow[t]{2}{*}{48-63*} & 192 & OCO & SD & (Unassigned, reserved) \\
\hline & 255 & OFF & & - \\
\hline \multirow[t]{2}{*}{64-255} & 256 & 100 & SD & User Interrupt Vectors \\
\hline & 1023 & 3FF & & - \\
\hline
\end{tabular}
*Vector numbers 12 through 14, 16 through 23 and 48 through 63 are reserved for future enhancements by Motorola. No user peripheral devices should be assigned these numbers.

Table 1. Exception Vector Assignments

The exception vector map can be divided into 255 unique vectors which can be represented by an eight-bit vector number. The vector number is not the vector; it is a pointer to one particular vector. During any exception processing, the MC68000 fetches the vector pointed to by a vector number. Each exception has a unique vector number which, for all exceptions except user interrupts is generated internally by the MC68000. User interrupts require that the vector number be placed on the lower eight bits of the data bus during interrupt acknowledge. The addition of the vector number fetch requires the peripheral to supply only the eightbit vector number instead of the whole 32 -bit vector.
The MC68000 allows two methods of interrupt vector number generation, internal or external. In order to generate the vector number internally, \(\overline{\mathrm{VPA}}\) is connected to IACK. In this mode, a unique vector number is generated for each interrupt priority level. This mode, called the autovector mode, is ideal for users requiring less than eight levels of interrupts or users with more than seven peripherals whose timing requirements are non-critical.
For users with more than seven peripherals and whose timing requirements demand service faster than possible with a software polling method, the MC68000 provides an additional 192 interrupts which require external vector number generation. In this case, IACK is not connected to \(\overline{\mathrm{VPA}}\); instead, it is used by external hardware to determine that a vector number is needed by the MC68000 and to provide the
proper vector number and data transfer acknowledge ( \(\overline{\text { DTACK }}\) ).
In systems with only slightly more than seven possible interrupt sources, IACK is first sent to the highest priority peripheral and then daisy-chained to all remaining peripherals in order of priority. If any peripheral generates an interrupt, it must suppress IACK to all remaining peripherals and then place the vector number on the lower eight bits of the MC68000 data bus and assert DTACK. Systems that have a large number of interrupt sources and timing requirements too critical for software polling can also generate the vector number and DTACK by the same method. However, since every peripheral must have the capability to generate these signals, redundant hardware is spread throughout the system making debug, modification, and maintenance difficult. Alternatively, all interrupt lines could be brought to a central location where both \(\overline{\text { DTACK }}\) and the proper vector number could be supplied. The application describes a system that will provide \(\overline{\text { DTACK }}\) and the vector number for up to 192 possible interrupt sources.

\section*{VECTOR NUMBER GENERATION}

The 192 user interrupt vectors are referenced by sequential vector numbers 64 through 255 . Therefore, if fewer than 193 interrupts are required, each interrupt can be assigned a unique vector number which can also be interpreted as a priority. Vector number 64 can be assumed to have the
lowest priority and vector number 255 the highest. The 192 levels of externally-generated priority can be represented by eight bits \((00000000-10111111)\). The vector number is the externally-generated priority offset by 64 ; the vector number can be generated by encoding the interrupt to its priority and then adding 64. This is essentially the same format that is used in the autovectors.
Figure 2 is a block diagram of such a system. All circuitry, except the processor, can be located in one area rather than spread throughout the system. Note that two sets of latches have been inserted to guarantee that no interrupts are lost and that the vector number that is placed on the data bus is the result of only one interrupt. Otherwise, if an interrupt request is generated during interrupt acknowledge, it could cause the vector number to be in a state of transition when the MC68000 is attempting to latch the vector number from the data bus. Latch number one prohibits any new interrupts from being accepted until the vector number has been
latched by latch number two. Latch number two isolates the vector number from the data bus until IACK is asserted. After a delay sufficient to allow the vector number to propagate to latch number two, latch number one is released to allow new interrupts to be accepted.

\section*{IMPLEMENTATION}

The circuitry shown in Figure 3 performs all the tasks necessary to provide vector numbers for up to 192 possible interrupt sources. The 192 interrupt request lines are divided into 24 groups of eight which are input through a SN74LS373 octal.latch to a SN74LS148 8-to-3 encoder. The SN74LS148 encoders are daisy-chained so that each stage can disable all succeeding stages which effectively prioritizes the interrupts by group. Within each group, interrupts are prioritized into eight levels which the encoder represents with a three-bit encoded number on lines A0, A1, and A2.


Figure 2. Vector Number Generation Circuit - Block Diagram


Figure 3. Vector Number Generation Circuit - Schematic Diagram

The A0 line from each of the 24 groups is NANDed to form the A0 of the vector number. The A1 and A2 lines are handled in an identical manner. Bits 3 and 7 of the encoded interrupt are made by NANDing selected GS outputs of the encoders. Bits 6 and 7 of the vector number differ from bits 6 and 7 of the encoded interrupt because of the offset of 64 .
After the vector number has had sufficient time to propagate, a second SN74LS373 octal latch is used to capture the number and allow the latches in the 24 interrupt group to be released to accept new interrupt requests. The delay, imposed by a SN74LS95 four-bit shift register to latch the vector number, assumes that all 24 groups are implemented and the MC68000 is running at eight megahertz. Timing requirements can be derived from Figure 4.

A final SN74LS148 is used to encode the three-bit interrupt requests to the MC68000. The inputs to this encoder are the GS outputs of the SN74LS148 encoders from any group of interrupts. The group providing the GS output and all preceding groups can activate the level to which the GS output is input. However, GS outputs of preceding groups which are input to a higher level in the final SN74LS148 will
effectively disable the lower level interrupt request.
If R9M or T6E mask types are used in the system, then the seven levels of interrupts must be latched before encoding on the rising edge of the processor clock. The latch is necessary to synchronize the interrupt request lines.

\section*{VARIATIONS}

The following variations to the system given in the application can be considered in light of specific system requirements:
1. Flip-flops could be inserted on each group to latch an edge-type interrupt input.
2. The level of interrupt that initiated exception processing could be decoded from address lines A1, A2, and A3 of the MC68000.
3. If vector numbers reserved for other functions, e.g., TRAPS, auto vectors, are unused; then they could be used for user interrupts. However, observe caution when using any reserved vector numbers.

\(\overline{\text { DTACK }}\) delay \(=\) Vector number propagation delay -235 ns
(if \(\leq \phi\) then no wait states are necessary)
Figure 4. Vector Number Generation Circuit - Timing Diagrams

\title{
HARDWARE CONSIDERATIONS FOR DIRECT MEMORY ACCESS USING THE MC6809 MICROPROCESSOR UNIT AND MC6844 DMA CONTROLLER
}

\author{
Prepared by: \\ David Smith \\ MOS Microprocessor \\ Systems and Applications
}

\section*{Introduction}

This application note discusses hardware considerations which must be applied to any Direct Memory Access (DMA) design used with the MC6809 Microprocessor Unit and the MC6844 Direct Memory Access Controller (DMAC). Additionally, any circuit using the DMAC requires some form of "dead-cycle" protection during the time in which the bus control is being transferred from processor to DMAC and back. It is assumed that the user has an intimate knowledge of M6800 Family processors and peripherals; and, in general, the concept of DMA. Figure 1 contains a block diagram showing an application for the MC6844 DMAC used with the MC6809 MPU. For additional DMA or microprocessor information, refer to the respective data sheets and the MC6809 Users Manual.

\section*{MC6809 Requirements}

DMA design, using the MC6809, is made easier by the inclusion of the DMA/Bus request (DMA/BREQ) feature onchip. When the DMA/BREQ line is asserted, the MC6809 relinquishes control of the bus by: (1) setting its address, data, and control lines to the high-impedance state; and (2) transferring control to the DMAC by asserting a Bus Grant signal \((B A=1\) and \(B S=1)\). This DMA/Bus request feature has timing constraints which must be considered by the designer in order to stay within published specifications.
As shown in Figure 2, the DMA/BREQ signal must occur at least tPCSD before the falling edge of E . This guarantees that the transfer begins on the next falling edge of the E clock. In addition, DMA/BREQ must not be allowed to change during the last 120 ns of this E cycle. If this timing is violated, the MC6809 could enter an undefined state. A simple sync circuit can be made, using a D-type flip-flop as shown in Figure 3. This circuit causes all bus transfer re-
quests to be synchronized with Quadrature Clock Q. Although the MC6844 is shown as an example throughout the application note, the same conditions must be followed when using the MC6809, regardless of the DMAC used.

\section*{DMA Dead-State Protection}

Most DMA circuits have inherent properties (such as noise susceptibility) which causes difficulty in the exchange of bus control. The high-impedance approach (using three-state buses) has particular constraints in the area of address timing. Refer to Figure 4. When the MPU places its lines into the high-impedance state (relinquishes the bus) and before the DMAC assumes control of the bus, there is a period of time in which the bus lines are not driven. During this "exchange of bus control" time, the bus lines are extremely susceptible to noise. This condition could cause unwanted reads and writes during the bus control transfer. To alleviate this condition, a means of protecting memories and peripherals during transfer must be provided.

One method to provide this protection is to generate a signal called DMAVMA, as shown in Figure 5. This signal line (Direct Memory Access Valid Memory Address) is then used as one of the inputs for the memory decoding scheme. Thus, when the DMAVMA line goes high, the memory cannot be enabled. The DMAVMA signal is the result of Bus Grant or DMA Grant (DGRNT, BA \(=1 \mathrm{BS}=1\) ) being applied to an Exclusive OR; one direct input and one delayed input. As long as DGRNT does not change, DMAVMA is low and the system decoder is functional. When the MPU relinquishes the bus (places its lines in the high-impedance state) BA and BS both go high, causing DGRNT to change to a high. The DGRNT high causes the DMAVMA line to go high until the next E-clock negative edge clocks the 74LS74 (both Exclusive OR inputs become equal): causing the

DMAVMA line to again go low. Thus, during the time shown as "DEAD" in Figure 4, the system cannot be enabled and the memories and peripherals are protected during the exchange of bus control. The above description pertained to a change from MPU to DMA. However, in Figure 4 the DMAVMA goes high for a corresponding time when the change is from DMA to MPU with one exception: the DGRNT signal change is from high-to-low; but, the effect on the Exclusive OR is the same.

One consideration is that the actual time when DMAVMA is high is not sufficient to provide full protection during the entire bus transition time. This is because the logical function Bus Grant (BA•BS; DGRNT in Figure 4) occurs simultaneously with the high-impedance transition of the address and control bus (see (1) of Figure 4). However, a period of 20 to 30 ns could elapse before DMAVMA goes high, resulting from propogation delay through the logic elements. During this \(20-30\) ns time, the memory is still functional but addresses are invalid; therefore, spurious read/write complications may be possible with some memories. One solution to this problem would be to enable the memory decoding with the E clock. One benefit of this is that most decoding must be synchronized with the falling edge of \(\mathbf{E}\) anyway, since all data transfers occur then. One negative aspect to this is that the maximum memory access time is shortened to 450 ns ( E high time).
Another solution (more oriented toward lengthening access time) would be to protect the memory, starting at the falling edge of \(E\) and continuing only throughout the 20-30
ns propogation delay period that the bus is unprotected. Since this unprotected state cannot be detected before the Bus Grant is sent, this period should be protected during every cycle. Then if a request occurs, and that cycle is a highimpedance (dead) state, the DMAVMA signal will cause protection to extend to the end of that cycle. A convenient period of time to use for that additional "pre-transition" protection is the first full quarter-cycle of E . The length of that signal (Figure 4) is long enough to cover the address change time ( 200 ns maximum) and still be short compared to the remaining 750 ns of cycle time. (Since the addresses are not guaranteed until 200 ns after falling E, and a 30 ns delay in bus transition is inherent, only 20 ns typically is lost in memory access time with this signal.) This first-quarter cycle signal, called FQ (Figures 4 and 6), enters the de-enable path through the OR gate along with DMAVMA. It will keep DMAVMA' high during the first quarter of all cycles.
If the designer already uses fast memories, the decoding can be enabled with the E clock. This method does cut access time to 450 ns for all parts, but if this is a more cost effective solution; it will protect the bus during the entire first half of each cycle. This should cover the exchange of control during all DMA dead-states (this method could be used with some peripherals due to address setup times).

These interface procedures should be used with all DMA systems, and in particular with the MC6844 and MC6809. DMA does require exact timing and bus protection, and these methods will fulfill those requirements.


\author{
FIGURE 1. Block Diagram Showing DMAC Used in System
}


FIGURE 2. MC6809 Bus Timing During MPU-DMA-MPU Bus Control Transfer


FIGURE 3. Synchronizing \(\overline{\text { DMA/BREQ }}\) with \(\mathbf{Q}\) Clock


FIGURE 4. System Timing


FIGURE 5. DMAVMA Generation Circuit


FIGURE 6. \(\overline{\text { DMAVMA' Generation With First-Quarter E-Cycle Protection }}\)

AN-823

\title{
CBUG05 DEBUG MONITOR PROGRAM FOR MC146805E2 MICROPROCESSOR UNIT
}

\author{
Prepared by \\ Rex Davis \\ Microprocessor Applications Engineer
}

\section*{1. INTRODUCTION}

CBUGO5 is a debug monitor program written for the MC146805E2 Microprocessor Unit and contained in the MCM65516 \(2 \mathrm{~K} \times 8\) CMOS ROM. CBUG05 allows for rapid development and evaluation of hardware and M6805 Family type software, using memory and register examine/change commands as well as breakpoint and single instruction trace commands. CBUG05 also includes software to set and display time, using an optional MC146818 Real-Time Clock (RTC), and routines to punch and load an optional cassette interface. Figure 1 shows a minimum system which only requires the MPU, ROM, keypad inputs and display output interfaces. Port A of the MC146805E2 MPU is required for the I/O; however, Port B and all other MC146805E2 MPU features remain available to the user. A possible expanded system is shown in Figure 2. The memory map is shown in Figure 3. Locations \(\$ 1700-\$ 173 \mathrm{~F}\) are available to the user if the optional MC146818 RTC is not used.

FEATURES:
* MC146805E2 Eight-Bit CMOS MPU
- Expandable Multipled Address/Data Bus
- Eight-Bit I/O Port
- Eight-Bit Timer with Prescaler
- Maskable External Interrupt
- 16 Levels of Subroutine Nesting
- Minimum of 38 Bytes of Unused Internal RAM
* MCM65516 \(2 \mathrm{~K} \times 8\) CMOS with CBUG05
- Memory and Register Examine/Change
- Breakpoints and Single Instruction Trace
- Branch Offset Calculation
- Set/Display Current Time (w/optional MC146818 Real-Time Clock)
- Punch/Load/Verify Cassette Tape (w/optional cassette tape interface)
- Stop Command for Low-power Software Standby
- Software Alterable Interrupt Vectors


Figure 1. Minimum CBUG05 System



Figure 3. Address Map

\section*{2. CBUG05 COMMAND DESCRIPTION}

Commands are entered in one of two ways:
(1) If the command requires no additional user input, then only the command key need be depressed; e.g., TR (CBUG05 will execute one instruction), and (2) If the command allows additional user input then the ENT key is used to enter the users input.
ESC will allow exit from all commands except STOP, V, L, \& P once the ending address is entered.
\begin{tabular}{lll} 
1) & RS & - Reset MC146805E2 \\
2) & P & - Punch cassette tape \\
3) & L & - Load cassette tape \\
4) & V & - Verify cassette tape against memory \\
5) & ST & - Set current time \\
6) & DT & - Display current time \\
7) & OFF & - Calculate branch offset \\
8) & BP & - Set/display breakpoints \\
9) & BCL & - Disable one or all breakpoints \\
10) & TR & - Execute one instruction \\
11) & GO & - Begin program execution
\end{tabular}
12) PC - Display user program counter
13) AR - Examine/change user accumulator
14) \(X R\) - Examine/change user index register
15) CC - Examine/change user condition code register
16) SP - Display user stack pointer
17) M - Examine/change memory contents
18) STOP - Put the system into a low power standby mode

RS -1) Automatic on power-up
2) Press RS to:
a) Return from STOP
b) Return to monitor when program control is lost
STOP - 1) MC146805E2 oscillator is halted reducing current requirements
2) Command sequence:
a) Press STOP
b) Display will be cleared

P - 1) Place recorder into the record mode
2) Press \(P\)
3) 'bA' will be displayed
4) Enter beginning address
5) Press ENT
6) 'EA' will be displayed
7) Enter ending address
8) Press ENT
9) Prompt ' \(=\) ' will be returned when punch is finished
L - 1) Command sequence a) Press L
b) Display will be cleared c) Depress PLAY on recorder
2) Valid loads will be followed by the prompt ='
3) Checksum errors are indicated by 'Err'
4) Bad memory stores are indicated by displaying the address of the bad memory.
V - 1) Command sequence a) Press V
b) Display will be cleared c) Depress PLAY on recorder
2) If the compare is successful, the prompt ' \(=\) ' is returned
3) Checksum errors are indicated by 'Err'
4) If the compare is unsuccessful, the address of the memory location is displayed
ST - 1) MC146818 is used
2) Command sequence
a) Press ST
b) ' 0000 A ' will be displayed
c) Enter time in a 12 hour format
d) Press P for PM (AM is the default)
e) Press ENT
f) Prompt ' \(=\) ' will be returned

DT \(\quad-1\) ) Press DT
2) current time will be displayed if MC146818 has been initialized
OFF -1 ) Beginning and ending addresses point to the instruction opcode addresses
2) The opcode for the branch instruction must exist at the beginning address so the monitor can determine whether to do a bit branch or a conditional branch
3) Command sequence
a) Press OFF
b) 'bA' will be displayed
c) Enter beginning address
d) Press ENT
e) 'EA' will be displayed
f) Enter ending address
g) Press ENT
4) If valid:
a) 'USE xx ' will be displayed.
b) xx will be loaded into beginning address +2 for bit branches and address +1 for conditional branches.
5) If not valid:
a) Offset calculation result is displayed in 2 's complement and 'Or' (out of range) is displayed
b) No change is made to instruction at the beginning address.

BP \(\quad-1) \quad\) Three breakpoints are available: \(0,1,2\)
2) Command sequence
a) Press BP
b) Breakpoint 0 will be displayed
c) ' 'bOFF 0 ' wil be displayed if breakpoint 0 is disabled
d) Enter new breakpoint address if desired
e) Press ENT
f) Next breakpoint will be displayed and open for entry
BCL -1) Disable all breakpoints
a) Press BCL
b) 'bC1' will be displayed
c) Press ENT
d) Prompt ' \(=\) ' will be returned
2) Disable only one breakpoint
a) Press BCL
b) ' bCl ' will be displayed
c) Enter the number of the breakpoint to be disabled
d) Press ENT
e) Prompt ' = ' will be returned

TR - 1) Press TR
2) The instruction located at the user PC will be executed
3) New user PC will be displayed

GO - 1) If breakpoints are enabled, the instruction at the breakpoint address will be executed and the PC of the next instruction to be executed will be displayed
2) Continue execution with the instruction at the user PC
a) Press GO
b) Current user PC is displayed
c) Press ENT
3) Begin execution at new address
a) Press GO
b) Current user PC is displayed
c) Enter the new PC address
d) Press ENT

M - 1) Press M
2) Last address will be displayed
3) Enter new address if desired
4) Press ENT
5) Address and contents of the address will be displayed in format 'aaaa xx '
6) Enter new contents if desired
7) Save (use one)
a) Press ENT (next address and contents will be displayed)
b) Press \(M\) (previous address and contents will be displayed)
PC - 1) Not alterable
2) Command sequence
a) Press PC
b) Current user PC displayed in format 'aaaa PC'
) Alterable
2) Command sequence
a) Press AR
b) Current user accumulator contents displayed in format 'ACCA xx'
c) Enter new data if desired
d) Press ENT
e) Prompt ' = ' will be returned
2) Command sequence
a) press XR
b) Current user index register contents displayed in format 'Idr xx '
c) Enter new data if desired
d) Press ENT
e) Prompt ' = ' will be returned

CC
Alterable
2) Command sequence
a) Press CC
b) Current user condition code will be displayed in format
'COdE xx'
c) Enter new contents if desired
d) Press ENT
e) Prompt ' = ' will be returned
-1) Not alterable
2) Command sequence
a) Press SP
b) Current user stack pointer will be displayed in format 'aaaa SP'

\section*{3. INTERRUPT VECTORS}

At reset, CBUG05 sets up an extended JUMP instruction pointing to a default CBUG05 interrupt service routine for each of the three interrupt types. The vectors, of the three interrupt types, point to one of the three JUMP instructions. Since the JMP instructions are located in RAM, the use may alter the two-byte extended address within any of the JMP instructions. The location of the two-byte extended address for each interrupt type is listed in Table 1.

Table 1. Alterable Vector Locations
INTERRUPT TYPE EXTERNAL

ADDR

TIMER
\$41-\$42

TIMER (FROM WAIT) : \$47-\$48

\section*{4. MC145000 CMOS MULTIPLEXED LCD DRIVER}

The MC145000 LCD Driver is designed to drive LCDs in a multiplexed-by-four configuration. It can drive up to 48 LCD segments or six seven-segment plus decimal point characters. Data for each character is translated into a format that is clocked serially from the MC146805E2 (MPU) to the MC145000 LCD Driver. The MC145000 LCD Driver continuously generates the multiplexed display signals, from the internally stored serial data, without further requirements from the MPU.

The recommended display is a General Electric LXD69D7R09; an 8-digit, 7-segment multiplexed LCD with decimal point. The required connections to the MC145000 LCD Driver are shown in Figure 4.


Figure 4. Liquid Crystal Display (LCD) Connections
Each segment of a seven-segment plus decimal point character is represented by one bit of an 8 -bit byte. Figure 5 shows the relationship between a character segment and the bit number of the display byte (bit 7 is MSB and bit 0 is LSB). A logical " 1 " in any bit will activate its corresponding segment. Table 2 lists the hexadecimal code of some common seven-segment characters in display format. For example, the digit 5 is represented by \(\$ B 5(10110101)\) which would activate
segments \(0,2,4,5\), and 7 . The decimal point is displayed by setting bit 3 of the display byte to a logical " 1 " (effectively adding eight to the display byte). Data in BCD or binary format is translated by CBUG05, into the display format, using a lookup table. CBUG05 then left-shifts the character to the MC145000 via port A of the MC146805E2.

Table 2. Display Format Conversions
\begin{tabular}{|c|c|}
\hline Displayed Digit & Display Format Hex Code \\
\hline 0 & D7 \\
\hline 1 & 06 \\
\hline 2 & E3 \\
\hline 3 & A7 \\
\hline 4 & 36 \\
\hline 5 & B5 \\
\hline 6 & F5 \\
\hline 7 & 07 \\
\hline 8 & F7 \\
\hline 9 & B7 \\
\hline A & 77 \\
\hline b & F4 \\
\hline c & D1 \\
\hline d & E6 \\
\hline E & F1 \\
\hline F & 71 \\
\hline P & 73 \\
\hline Y & B6 \\
\hline H & 76 \\
\hline U & D6 \\
\hline L & DO \\
\hline blank & 00 \\
\hline - (dash) & 20 \\
\hline = (equal) & AO \\
\hline n & 64 \\
\hline 「 & 60 \\
\hline - (degrees) & 33 \\
\hline
\end{tabular}

NOTE: A Decimal Point can be added to all but the right-most display digit by setting b3 [segment (3)] to a 1 .


Figure 5. Display Digit Format

Several display routines are available for the user. Figure 6 describes the address, function, and use of these routines. All routines are called using a jump-to-subroutine (JSR) instruction. Most display outputs are initiated by filling a display table with all six characters in the display format to be displayed, then calling a routine (DISTAB) to display the entire table. In other words, the whole display is rewritten every time any character change is made. The display table is called DTABL (locations \(\$ 49-\$ 4 \mathrm{E}\) ) and occupies six consecutive bytes where DTABL (location \(\$ 49\) ) is the left most digit to be displayed.

\section*{5. KEYPAD INPUT}

CBUG05 requires a \(4 \times 6\) keypad such as is shown schematically in Figure 7. The six column lines are derived from a three-bit output from port A bits 4-6 driving a 3-to-8 decoder. By using this method port B is saved for the user Figure 7 shows the required layout of the \(4 \times 6\) keypad and 3 -to- 8 decoder. The keypad is continuously scanned for input. If an input is received, a 3075 MPU cycle debounce insures against spurious input. The required debounce time places a lower limit on the MPU clock frequency. At a 1 MHz bus speed ( 5 MHz oscillator input), the debounce time is about 3 ms . With a 10 kHz bus speed ( 50 kHz time base input), the debounce time is about 0.3 seconds. Debounce times of approximately 60 milliseconds or more require the keys be held down a longer time than an operator is normally accustomed.

Five routines are listed in Figure 8 of which two (COLUMN and DEBOUNC) are branch routines and one is a look-up table (STABL). One of the other two routines, KEYSCN, checks for a keyboard input and, if valid, returns it to the accumulator in a column-row format. This format can then be converted to a hexadecimal number which corresponds to the one key that was pressed (see STABL routine and Table 3). Note that hexadecimal numbers 0 through F correspond to the keypad keys 0 through F . The last routine of Figure 8, CHARIN, checks for a character and returns a hexadecimal number to the accumulator.

\section*{6. CASSETTE TAPE OPTION}

The cassette tape option is included to allow for user program storage. Programs are stored in a modified bi-phase format (see Figure 9). The storage format used defines a zero as more than 300 MPU cycles between transitions and less than 300 MPU cycles between transitions. Data is punched with a start bit of one, eight bits of data and a zero stop bit. Tapes are punched with 16 K zeros as a leader followed by a BOT and the ending and beginning addresses. The program is then punched followed by the checksum. Tapes are loaded after 256 consecutive zeros are read. The BOT then synchronizes the loading program. The ending and beginning addresses are loaded and data read and stored accordingly. Finally, the checksum is read and compared to the new computed checksum.

Baud rates are determined by the MPU cycle time. The software is set up to provide a default baud rate of 2400 baud if a one microsecond cycle time is used. Cycle times greater than one microsecond will decrease the baud rate proportionally.



Figure 7. \(4 \times 6\) Keypad Schematic Diagram
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{2}{|l|}{KEYPAD CHARACTER} & PORT-A DATA & HEXADECIMAL (\$) EQUIVALENT \\
\hline 0 & (P.C.) & 11 & 0 \\
\hline F & (AR) & 12 & F \\
\hline E & (XR) & 14 & E \\
\hline D & (CC) & 18 & D \\
\hline 1 & - & 21 & 1 \\
\hline 2 & - & 22 & 2 \\
\hline 3 & -- & 24 & 3 \\
\hline C & -- & 28 & C \\
\hline 4 & & 31 & 4 \\
\hline 5 & (BP) & 32 & 5 \\
\hline 6 & (B.CL.) & 34 & 6 \\
\hline B & (TR) & 38 & B \\
\hline 7 & & 41 & 7 \\
\hline 8 & (DT.) & 42 & 8 \\
\hline 9 & (ST.) & 44 & 9 \\
\hline A & (OFF) & 48 & A \\
\hline & P & 51 & 17 \\
\hline & L & 52 & 16 \\
\hline & V & 54 & 15 \\
\hline & ENT & 58 & 11 \\
\hline & ESC & 61 & 10 \\
\hline & G & 62 & 14 \\
\hline & M & 64 & 13 \\
\hline & SP & 68 & 12 \\
\hline
\end{tabular}

Whatever baud rate is used, the cassette tape and recorder must have an upper frequency response 2-3 times the baud rate and a lower frequency response of \(1 / 2-1 / 3\) the baud rate to insure reliability.

\section*{7. MC146818 REAL-TIME CLOCK (RTC) OPTION}

The RTC can be added to a system to provide time, data, periodic interrupt and many other user functions (see MC146818 ADI-856). The RTC time may be set and displayed using CBUG05 software; however, only the 12 -hour mode is available. The displayed time is updated once per second after polling the Update-In-Progress bit (UIP) for a zero. All MC146818 functions are available to the user. The CBUG05 software set and display time routines require that a 4.194304 MHz crystal be used; however, if power consumption is critical then either a 1.04576 MHz or 32.678 KHz oscillator input could be used. The user would be required to set-up the divider chain in the RTC for the particular time base used.

\section*{8. INTERNAL AND EXTERNAL MEMORY SPACE}

The internal memory space is located in the first 128 bytes of memory and contains the timer registers, I/O port registers, and 112 bytes of RAM. External memory can be mapped at the same addresses as the internal memory space. An MPU write to internal memory space is duplicated externally; however, an MPU read of internal locations will result in only the internal data being recognized. This allows the user to map large memories externally without requiring that accesses to internal memory locations be excluded from the external memory, thus, simplifying external address decoding.


Figure 8. KEYSCN, COLUMN, DEBOUNC, CHRIN, and STABL Routines
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline 1E54 & 81 & & & COLRET & & & YES GO \\
\hline \(\cdots\) & & & & ******* & ***** & *********** & ****** \\
\hline , & & & & * & & & \\
\hline , & & & & * & PAUSE & FOR 3075 & CYCLES \\
\hline * & & & & * & & & \\
\hline \% & & & & * & A REC & GISTER DEST & ROYED \\
\hline * & & & & * & & & \\
\hline * & & & & ******* & ***** & *********** & ****** \\
\hline \(s\) & & & & * & & - & \\
\hline 1E55 & A 6 & FF & A & DBOUNC & LDA & \# \$FF \({ }^{\text {F }}\) - & PAUSE \\
\hline 1E57 & 21 & FE & 1E57 & DLOOP & BRN & * & 256X12 \\
\hline 1E59 & 21 & FE & 1E59 & & BRN & 2 & CYCLES \\
\hline 1E5B & 4A & & & & DECA & & OR AT \\
\hline 1E5C & 26 & F9 & 1 E57 & & BNE & DLOOP & LEAST \\
\hline 1E5E & 81 & & & & RTS & & 3.0 MS \\
\hline
\end{tabular}


Figure 8. KEYSCN, COLUMN, DEBOUNC, CHRIN, and STABL Routines (Cont'd)



Figure 8. KEYSCN, COLUMN, DEBOUNC, CHRIN, and STBL Routines (Cont'd)


Figure 9. Example of Serial Data Formats for Punch and Load

PAGE Øø1 CBUGø5 ．SA：1
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{\[
\begin{aligned}
& \varnothing 0 \emptyset 01 \\
& 0 \emptyset \emptyset 02
\end{aligned}
\]}} & \multicolumn{3}{|r|}{\multirow[b]{2}{*}{＊}} & OPT & \multirow[t]{2}{*}{CMOS} \\
\hline & & & & & & \\
\hline Øøøの3 & & Øøøø & A & PORTA & EQU & \(\emptyset\) \\
\hline の日のロ4 & & \(\emptyset \emptyset \emptyset 4\) & A & PORTAD & EQU & 4 \\
\hline のøøの5 & & Ø0ロ1 & A & PORTB & EQU & 1 \\
\hline Øøøø6 & & 0008 & A & TIMER & EQU & 8 \\
\hline Øøロロ7 & & 0009 & A & TIMEC & EQU & 9 \\
\hline Øøøø8 & & 176 A & A & CR1 & EQU & \＄170A \\
\hline Øøøø9 & & 170 B & A & CR2 & EQU & \＄170B \\
\hline 00010 & & 1700 & A & SEC & EQU & \＄170¢ \\
\hline øøø11 & & 1702 & A & MIN & EQU & \＄1702 \\
\hline 00012 & & 1704 & A & HOUR & EQU & \＄1704 \\
\hline Ø0ø13 & & 1797 & A & DAY & EQU & \＄1707 \\
\hline Ø0014 & & 1708 & A & MONTH & EQU & \＄1708 \\
\hline Øøø15 & & 1709 & A & YEAR & EQU & \＄1709 \\
\hline øøø16 & & \(180 \emptyset\) & A & MONSTR & EQU & \＄1800 \\
\hline Ø0017 & & Ø01F & A & PCMASK & EQU & \＄1F \\
\hline Øøø18 & & 0003 & A & NUMBKP & EQU & 3 \\
\hline 00619 & & ØロAø & A & PROMPT & EQU & \＄ \(\mathrm{A} \varnothing\) \\
\hline 00020 & & øøСС & A & LJMP & EQU & \＄CC \\
\hline のøø21 & & øø83 & A & SWIOP & EQU & \＄83 \\
\hline \multicolumn{2}{|l|}{Øøø22} & & & ＊ & & \\
\hline Øøø23A & øø4ø & & & & ORG & \＄40 \\
\hline \multicolumn{2}{|l|}{Øøø24} & & & ＊ & & \\
\hline 00025 & & 0037 & A & BKPTBL & EQU & ＊－3＊N \\
\hline Øøø26A & ø040 & Ø003 & A & IRQ & RMB & 3 \\
\hline のøø27A & Ø043 & の003 & A & TIRQ & RMB & 3 \\
\hline øøø28A & ø046 & の0ø3 & A & TIRQW & RMB & 3 \\
\hline Øøø29A & øø49 & Ø0．6 & A & DTABL & RMB & 6 \\
\hline ø0ø30A． & \(\emptyset \emptyset 4 \mathrm{~F}\) & 0001 & A & SWIFLG & RMB & 1 \\
\hline øøø31A & 0050 & のøロ1 & A & WORK1 & RMB & 1 \\
\hline øø0 02 A & 0051 & 0001 & A & WORK2 & RMB & 1 \\
\hline Øøø33A & 0052 & 0001 & A & ADDRH & RMB & 1 \\
\hline øøø34A & 0053 & 0001 & A & ADDRL & RMB & 1 \\
\hline øøø35A & Ø054 & のøø1 & A & WORK 3 & RMB & 1 \\
\hline øøø36A & ø055 & øøロ1 & A & WORK 4 & RMB & 1 \\
\hline Øøø37A & \(\emptyset 056\) & øøロ1 & A & WORK5 & RMB & 1 \\
\hline Øøø38A & 0057 & の0ø1 & A & WORK6 & RMB & 1 \\
\hline Øøø 0 A A & 0058 & 00． 0 & A & TEMP & RMB & 2 \\
\hline Øøロ4のA & Ø05A & 0001 & A & PNCNT & RMB & 1 \\
\hline \(\emptyset \emptyset \emptyset 41 A\) & ø05B & 0001 & A & CHKSUM & RMB & 1 \\
\hline øøø42A & ø05C & の001 & A & SREF & RMB & 1 \\
\hline Øøø43A & の日5D & の001 & A & LCNT & RMB & 1 \\
\hline Øøø 0 4A & Ø05E & の001 & A & PCNT1 & RMB & 1 \\
\hline Øøø 45A & Ø05F & øøロ1 & A & PCNTØ & RMB & 1 \\
\hline Øø0 46 & & & & ＊ & & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{10}{|l|}{00048} \\
\hline 60049A & 1800 & & & & & ORG & \＄1800 & 1e2 & \\
\hline \multicolumn{10}{|l|}{6065®} \\
\hline の日651A & 1800 & A6 & Fø & A & RESET & LDA & \＃\＄Fø & SETUP PORT & \\
\hline ¢0052A & 1802 & B7 & 04 & A & & STA & PORTAD & FOR KEYPAD & \\
\hline の日653A & 1804 & 3 F & \(\emptyset \varnothing\) & A & & CLR & PORTA & AND DISPLAY & \\
\hline ø日654A & 1806 & 3 F & 5 C & A & & CLR & SREF & INITIALIZE & \\
\hline 60655A & 1808 & A6 & \(\emptyset F\) & A & & LDA & \＃\({ }^{\text {F }}\) & TAPE SOFTWARE & \\
\hline の日656A & 180A & B7 & 5D & A & & STA & LCNT & FOR 240ø BAUD & \\
\hline ø0057A & 180C & A6 & 12 & A & & LDA & \＃\＄12 & & \\
\hline 60658A & 18øE & B7 & 5E & A & & STA & PCNTl & vosed & \\
\hline ø0059A & 1810 & A6 & 26 & A & & LDA & \＃\＄26 & ，403 & \\
\hline の日660A & 1812 & B7 & 5 F & A & & STA & PCNTø & －．．．－ & \\
\hline \multicolumn{10}{|l|}{øøø61＊A A A} \\
\hline 00062A & 1814 & & \(1 \mathrm{FC5}\) & A & VECTOR & FDB & IRQV & SET－UP & \\
\hline ø0．663A & 1816 & & 1 FC7 & A & & FDB & TIRQV & INTERRUPT & \\
\hline øø日64A & 1818 & & 1FC4 & A & & FDB & TIRQWV & VECTORS & \\
\hline ø0065A & 181A & A6 & CC & A & & LDA & \＃LJMP & IN RAM & \\
\hline の日ロ66A & 181C & B7 & 40 & A & & STA & IRQ & diast & \\
\hline øøø67A & 181 E & B7 & 43 & A & & STA & TIRQ & W6 & \\
\hline øø068A & 1820 & B7 & 46 & A & & STA & TIRQW & Sats & \\
\hline øøø69A & 1822 & C6 & 1814 & A & & LDA & VECTOR & ＋n．．． & \\
\hline ロロロ70A & 1825 & B7 & 41 & A & & STA & IRQ＋1 & Sers & \\
\hline 00071 A & 1827 & C6 & 1815 & A & & LDA & VECTOR＋1 & 8 & \\
\hline øø日72A & 182A & B7 & 42 & A & & STA & IRQ＋2 & （3） & \\
\hline ø0．73A & 182C & C6 & 1816 & A & & LDA & VECTOR＋2 & （2） & \\
\hline ø日ロ74A & 182F & B7 & 44 & A & & STA & TIRQ＋1 & － 46 & \\
\hline øø日75A & 1831 & C6 & 1817 & A & & LDA & VECTOR＋3 & bes & \\
\hline øø日76A & 1834 & B7 & 45 & A & & STA & TIRQ＋2 & 6 & \\
\hline øøロ77A & 1836 & C6 & 1818 & A & & LDA & VECTOR＋4 & － & \\
\hline Ø0ロ78A & 1839 & B7 & 47 & A & & STA & TIRQW＋1 & 84 assemen & \\
\hline øø日79A & 183B & C6 & 1819 & A & & LDA & VECTOR＋5 & 1escy \({ }^{\text {c }}\) & \\
\hline øøø8®A & 183 E & B7 & 48 & A & & STA & TIRQW＋2 & 2ict A0：000 & \\
\hline \multicolumn{10}{|l|}{のø081} \\
\hline ¢0082A & 1840 & AE & 4 F & A & & LDX & \＃SWIFLG & & \\
\hline 60．883A & 1842 & 7 F & & & INIT & CLR & \(\emptyset, \mathrm{x}\) & CLEAR & \\
\hline のøø84A & 1843 & 5 C & & & & INCX & & WORKING & \\
\hline ø日ロ85A & 1844 & A3 & 56 & A & & CPX & \＃WORK5 & STORAGE & \\
\hline øø日86A & 1846 & 23 & FA & 1842 & & BLS & INIT & & \\
\hline ø0．887A & 1848 & CD & 1DD3 & A & & JSR & SCNBKP & CLEAR & \\
\hline øø日88A & 184B & A6 & FF & A & & LDA & \＃\＄FF & ALL & \\
\hline の日089A & 184D & F7 & & & REBCLR & STA & \(\emptyset, \mathrm{x}\) & BREAKPOINTS & \\
\hline øø日9®A & 184 E & 5 C & & 8por & & INCX & & \(55 \times 7{ }^{\text {che }}\) & \\
\hline øøø91A & 184 F & 5C & & & & INCX & & 5tiens & \\
\hline Øøø92A & 1850 & 5C & & & & INCX & & －satab & \\
\hline ø0．093A & 1851 & 3A & 5A & A & & DEC & PNCNT & AEA8St & \\
\hline øøø94A & 1853 & 26 & F8 & 184D & & BNE & REBCLR &  & \\
\hline ø0095A & 1855 & 83 & & & & SWI & 8 & Besh Aafrobe & \\
\hline \multicolumn{10}{|l|}{00096} \\
\hline øø097 & & & 1856 & A & SWI & EQU & ＊ & & \\
\hline øø日98A & 1856 & \(ø \emptyset\) & \(4 \mathrm{~F} \quad \emptyset 4\) & 185D & & BRSET & Ø，SWIFLG & ，SWICHK FROM & RESET？ \\
\hline øø日99A & 1859 & 10 & 4 F & A & & BSET & \(\emptyset\), SWIFLG & YeS & \\
\hline の日1ø日A & 185B & \(2 \emptyset\) & 4 E & 18AB & & BRA & GETCMD & & \\
\hline 00101 A & 185D & CD & 1DD3 & A & SWICHK & JSR & SCNBKP & REmOVE & \\
\hline øø1ø2A & 1860 & F6 & & & SWIREP & LDA & Ø，х & BREAKPOINTS & \\
\hline 00103 A & 1861 & 2B & øB & 186E & & BMI & SWINOB & & \\
\hline øø104A & 1863 & B7 & 52 & A & & STA & ADDRH & & \\
\hline øø105A & 1865 & E6 & \(\emptyset 1\) & A & & LDA & 1，x & & \\
\hline
\end{tabular}

\section*{PAGE Ø03 CBUG05 ．SA：}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline 00106A & 1867 & B7 & 53 & A & & STA & ADDRL & \\
\hline ロ0107A & 1869 & E6 & \(\emptyset 2\) & A & & LDA & 2， X &  \\
\hline øø108A & 186B & CD & 1F24 & A & & JSR & STORE & \\
\hline øø109A & 186 E & 5 C & & & SWINOB & INCX & & GET NEXT B．P． \\
\hline Ø011øA & 186 F & 5 C & & & & INCX & ： & \\
\hline øø111A & 1870 & 5 C & & & & INCX & & \\
\hline ø0112A & 1871 & 3A & 5A & A & & DEC & PNCNT & \\
\hline ø0113A & 1873 & 26 & EB & 1860 & & BNE & SWIREP & \\
\hline \(\emptyset 0114\) & & & & & ＊ & & & \\
\hline 00115 A & 1875 & CD & 1916 & A & & JSR & LOCSTK & FIND STACK \\
\hline øø116A & 1878 & E6 & \(\emptyset 8\) & A & & LDA & 8，X & \\
\hline の0117A & 187A & Aø & \(\emptyset 1\) & A & & SUB & \＃1 & ADJUST \\
\hline Ø0118A & 187C & B7 & 59 & A & & STA & TEMP +1 & \\
\hline Øø119A & 187E & E6 & \(\square 7\) & A & & LDA & 7，X & \\
\hline Ø012øA & 1880 & A2 & \(\emptyset \emptyset\) & A & & SBC & \＃\(\varnothing\) & \\
\hline Øø121A & 1882 & B7 & 58 & A & & STA & TEMP & \\
\hline Øø122A & 1884 & BF & 57 & A & & STX & WORK6 & SAVE STACK LOCATION \\
\hline Ø0123A & 1886 & CD & 1DD3 & A & & JSR & SCNBKP & SETUP B．P．SCAN \\
\hline Øø124A & 1889 & F6 & & & SWITRY & LDA & \(\emptyset, \mathrm{X}\) & ADJUSTED P．C． \\
\hline Ø0125A & 188A & 2B & 15 & 18A1 & & BMI & SWI CMP & IN B．P．TABLE？ \\
\hline øø126A & 188C & Bl & 58 & A & & CMP & TEMP & \\
\hline \(0 \emptyset 127 \mathrm{~A}\) & 188 E & 26 & 11 & 18A1 & & BNE & SWICMP & \\
\hline øø128A & 1890 & E6 & 01 & A & & LDA & 1， X & \\
\hline øø129A & 1892 & B1 & 59 & A & & CMP & TEMP +1 & \\
\hline øø13øA & 1894 & 26 & øВ & 18A1 & & BNE & SWICMP & NO，TRY AGAIN \\
\hline Ø0131A & 1896 & BE & 57 & A & & LDX & WORK6 & YES，RESTORE S．P． \\
\hline 00132 A & 1898 & E7 & \(\emptyset 8\) & A & & STA & 8，X & PUT ADJUSTED P．C． \\
\hline ø0133A & 189A & B6 & 58 & A & & LDA & TEMP & INTO STACK \\
\hline ø0134A & 189C & E7 & 07 & A & & STA & 7，X & \\
\hline Øø135A & 189 E & CC & 1B31 & A & & JMP & TRACE & EXECUTE 1 INSTRUCTION \\
\hline ø0136A & 18A1 & 5 C & & & SWICMP & INCX & & NEXT B．P． \\
\hline Ø0137A & 18A2 & 5 C & & & & INCX & & \\
\hline øø138A & 18A3 & 5 C & & & & INCX & & \\
\hline ø0139A & 18A4 & 3A & 5A & A & & DEC & PNCNT & \\
\hline Øø14øA & 18A6 & 26 & El & 1889 & & BNE & SWITRY & DONE？ \\
\hline øø141A & 18A8 & CC & 1928 & A & & JMP & PCOUNT & YES PRINT P．C． \\
\hline Øø142 & & & & & ＊ & & & \\
\hline 00143 & & & 18AB & A & GETCMD & EQU & ＊ & \\
\hline Øø144A & 18AB & CD & lDF5 & A & & JSR & CLRTAB & \\
\hline Øø145A & 18AE & A6 & Aø & A & & LDA & \＃PROMPT & PRINT \\
\hline Ø0146A & \(18 \mathrm{~B} \emptyset\) & B7 & 49 & A & & STA & DTABL & ＇＝＇ \\
\hline Øø147A & 18B2 & CD & IDFD & A & & JSR & DISTAB & PROMPT \\
\hline øø148 & & & & & ＊ & & & \\
\hline \(\emptyset \emptyset 149 \mathrm{~A}\) & 18B5 & \(C D\) & 1E23 & A & CMDSCN & JSR & KEYSCN & CHECK KEYPAD \\
\hline Ø0150A & 18B8 & 24 & FB & 18B5 & & BCC & CMDSCN & \\
\hline Øø151A & 18BA & 5 F & & & & CLRX & & \\
\hline Ø0152A & 18 BB & B7 & \(5 \emptyset\) & A & & STA & WORK 1 & \\
\hline Ø0153A & 18 BD & D6 & 18D2 & A & RJ UMP & LDA & PTABL， X & THIS COMMAND？ \\
\hline Ø0154A & 18 C 0 & B1 & 50 & A & & CMP & WORK 1 & \\
\hline Ø0155A & 18 C 2 & 27 & \(\emptyset A\) & 18CE & & BEQ & PJUMP & YES \\
\hline ø0156A & 18 C 4 & Al & 68 & A & & CMP & \＃\＄68 & \\
\hline Øø157A & 18 C 6 & 27 & E3 & 18 AB & & BEQ & GETCMD & \\
\hline の日158A & 18 C 8 & 5 C & & & & INCX & & NO \\
\hline Øø159A & 18 C 9 & 5 C & & & & INCX & & GO TO \\
\hline Øø16øA & 18CA & 5 C & & & & INCX & & NEXT \\
\hline Ø0161A & 18 CB & 5 C & & & & INCX & & POSSIBLE \\
\hline 00162 A & 18CC & \(2 \emptyset\) & EF & 18 BD & & BRA & RJUMP & TRY AGAIN \\
\hline øø163A & 18 CE & 5 C & & & PJUMP & INCX & & GO TO \\
\hline
\end{tabular}
```

PAGE Ø04 CBUG05 .SA:1
\emptyset0164A 18CF DC 18D2 A JMP PTABL,X COMMAND

```
\(9 \emptyset 165\)

```

PAGE Øø6 CBUGø5 ．SA：1

```
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline Øø226 & & & & & \multicolumn{5}{|l|}{＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊} \\
\hline \(\emptyset 0227\) & & & & & ＊ & ह乌y at &  & \[
5 \mathrm{~B}=\mathrm{so}
\] & * \\
\hline 00228 & & & & & ＊ & SEARCH & FOR STACK & POINTER & ＊ \\
\hline Ø0229 & & & & & ＊ & & & & ＊ \\
\hline Øø230 & & & & & ＊ & X－REG & CONTAINS S & P－3 & ＊ \\
\hline ø0231 & & & & & ＊ & & & & ＊ \\
\hline Ø0232 & & & & & ＊ & A－REG D & DESTROYED & & ＊ \\
\hline Øø233 & & & & & ＊ & & ＋ & & \\
\hline Ø0234 & & & & & \multicolumn{5}{|l|}{＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊} \\
\hline øø235 & & & & & \multicolumn{5}{|l|}{＊} \\
\hline øø236A & 1916 & AD & 01 & 1919 & LOCSTK & BSR & LOCST2 & & \\
\hline Øø237 & & & \(0 \emptyset 19\) & A & STKHI & EQU & ＊／256 & & \\
\hline øø238 & & & \(9 \emptyset 18\) & A & STKLOW & EQU & ＊－（＊／256） & ＊ 256 & \\
\hline øø239A & 1918 & 81 & & & & RTS & & & \\
\hline Øø24のA & 1919 & AE & 7F & A & LOCST2 & LDX & \＃\＄7F & & \\
\hline Øø241A & 191B & A6 & 19 & A & LOCLOP & LDA & \＃STKHI & & \\
\hline \(\emptyset \emptyset 242 \mathrm{~A}\) & 191D & 5A & & & LOCDWN & DECX & & & \\
\hline øø243A & 191E & F1 & & & & CMP & \(0, \mathrm{x}\) & & \\
\hline øø244A & 191F & 26 & FC & 191 D & & BNE & LOCDWN & & \\
\hline Øø 245 A & 1921 & A6 & 18 & & & LDA & \＃STKLOW & & \\
\hline Øø246A & 1923 & El & \(\emptyset 1\) & A & & CMP & 1，X & & \\
\hline Øø247A & 1925 & 26 & F4 & 191B & & BNE & LOCLOP & & \\
\hline øø248A & 1927 & 81 & & & & RTS & & & \\
\hline Øø249 & & & & & ＊ & & & & \\
\hline Øø250 & & & & & \multicolumn{5}{|l|}{＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊} \\
\hline Ø0251 & & & & & ＊ & & & & －＊ \\
\hline Ø0252 & & & & & ＊ & DISPLAY & Y PROGRAM & COUNTER & ＊＊ \\
\hline Ø0253 & & & & & ＊ & & & & ＊ \\
\hline Øø254 & & & & & \multicolumn{5}{|l|}{＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊} \\
\hline Ø0255 & & & & & \multicolumn{5}{|l|}{＊} \\
\hline Ø0256 & & & 1928 & A & PCOUNT & EQU & ＊ & & \\
\hline \(\emptyset \emptyset 257 \mathrm{~A}\) & 1928 & A6 & 73 & A & & LDA & \＃\＄73 & PRINT & \\
\hline øø258A & 192A & B7 & 4D & A & & STA & DTABL＋4 & ＇PC＇ & \\
\hline Øø259A & 192C & A6 & D1 & A & & LDA & \＃\＄D1 & & \\
\hline øø260A & 192E & B7 & 4E & A & & STA & DTABL＋5 & & \\
\hline ø0261A & 1930 & & E4 & 1916 & & BSR & LOCSTK & FIND USER & \\
\hline Øø 626 A & 1932 & E6 & 67 & A & & LDA & 7，X & HIGH BYTE & \\
\hline øø263A & 1934 & B7 & 52 & A & & STA & ADDRH & & \\
\hline øø264A & 1936 & E6 & ø8 & A & & LDA & 8，X & LOW BYTE & \\
\hline øø265A & 1938 & B7 & 53 & A & & STA & ADDRL & PRINT IT & \\
\hline øø266A & 193A & CD & \(1 \mathrm{FB} \emptyset\) & A & & JSR & PRTADR & & \\
\hline Øø267A & 193D & CC & 18B5 & A & \multicolumn{5}{|l|}{\multirow[t]{2}{*}{＊}} \\
\hline øø268 & & & & & & & & & \\
\hline øø269 & & & & & \multicolumn{5}{|l|}{＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊} \\
\hline Øø270 & & & & & \multicolumn{5}{|l|}{＊} \\
\hline ø0271 & & & & & \multicolumn{3}{|l|}{\multirow[t]{2}{*}{＊ACCUMULATOR EXAM}} & & ＊ \\
\hline Ø0272 & & & & & & & & & ＊ \\
\hline Ø0273 & & & & & \multicolumn{5}{|l|}{＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊} \\
\hline Øø 274 & & & & & \multicolumn{5}{|l|}{＊} \\
\hline Øø275 & & & 1940 & A & AREG & EQU & ＊ & & \\
\hline øø276A & 1940 & A6 & 77 & A & & LDA & \＃\＄77 & PRINT＇ACC & \\
\hline の日277A & 1942 & B7 & 49 & A & & STA & DTABL & & \\
\hline Øø278A & 1944 & B7 & 4C & A & & STA & DTABL＋3 & & \\
\hline Øø279A & 1946 & A6 & D1 & A & & LDA & \＃\＄D1 & & \\
\hline Øø28のA & 1948 & B7 & 4A & A & & STA & DTABL＋1 & & \\
\hline \(0 \emptyset 281 \mathrm{~A}\) & 194A & B7 & \(4 B\) & A & & STA & DTABL＋2 & & \\
\hline \(\emptyset \emptyset 282 \mathrm{~A}\) & 194C & AD & C8 & 1916 & & BSR & LOCSTK & FIND ACCUM & VALUE \\
\hline øø283A & 194 E & 9 F & & & & TXA & & & \\
\hline
\end{tabular}
```

PAGE Ø07 CBUG\emptyset5 .SA:1

```
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline øø284A & 194 F AB & \(\emptyset 5\) & & & ADD & \＃ 5 & & \\
\hline øø285A & 1951 3F & 52 & A & & CLR & ADDRH & SETUP FOR & \\
\hline øø286A & 1953 в7 & 53 & A & & STA & ADDRL & EXAMINE／CHANGE & \\
\hline のø287A & 1955 1C & 4 F & A & & BSET & 6，SWIFLG & & \\
\hline のø288A & 1957 CC & 1EB1 & A & & JMP & MEMEX3 & USING MEMORY R & ROUTINE \\
\hline Øø289 & & & & ＊ & & & & \\
\hline ø029の & & & & ＊＊＊＊ & ＊＊＊＊＊ & ＊＊＊＊＊＊＊＊＊＊ & ＊＊＊＊＊＊＊＊＊＊＊＊＊ & ＊＊＊＊ \\
\hline øø291 & & & & ＊ & & & & \\
\hline Øø292 & & & & ＊ & INDEX & REGISTER & EXAMINE／CHANGE & ＊ \\
\hline Ø0293 & & & & ＊ & & & & \\
\hline Øø294 & & & & ＊＊＊＊＊＊ & ＊＊＊＊＊＊ & ＊＊＊＊＊＊＊＊＊＊＊ & ＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊ & ＊＊＊＊ \\
\hline Øø295 & & & & ＊ & & & & \\
\hline Ø0296 & & 195A & A & XREG & EQU & ＊ & & \\
\hline Ø0297A & 195A A6 & \(\emptyset 6\) & A & & LDA & \＃ 6 & PRINT＇ID＇ & \\
\hline øø298A & 195C CD & 1DF5 & A & & JSR & CLRTAB & & \\
\hline øø299A & 195F B7 & 4A & A & & STA & DTABL＋1 & & \\
\hline Øø30øA & 1961 A6 & E6 & A & & LDA & \＃\＄E6 & & \\
\hline Ø0301A & 1963 B7 & 4B & A & & STA & DTABL＋2 & & \\
\hline Ø0302A & 1965 A6 & 60 & A & & LDA & \＃\＄6 0 & & \\
\hline Ø0303A & 1967 B7 & 4C & A & & STA & DTABL＋3 & & \\
\hline ロ0304A & 1969 AD & \(A B\) & 1916 & & BSR & LOCSTK & FIND INDEX & \\
\hline Ø0305A & 196B 9F & & & & TXA & & REGISTER VALUE & \\
\hline 00306 A & 196C AB & \(\emptyset 6\) & A & & ADD & \＃ 6 & & \\
\hline 00307 A & 196E 3F & 52 & A & & CLR & ADDRH & SETUP FOR & \\
\hline øø308A & 1970 B7 & 53 & A & & STA & ADDRL & EXAMINE／CHANGE & \\
\hline ø0309A & 1972 1C & 4 F & A & & BSET & 6，SWIFLG & & \\
\hline øø31øA & 1974 CC & 1EB1 & A & & JMP & MEMEX3 & USING MEMORY R & ROUTINE \\
\hline ø0311 & & & & ＊ & & & & \\
\hline øø312 & & & & ＊＊＊＊＊＊ & ＊＊＊＊＊＊ & ＊＊＊＊＊＊＊＊＊＊ & ＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊ & ＊＊＊＊ \\
\hline Ø031．3 & & & & ＊ & & & & \(\star\) \\
\hline Ø0314 & & & & ＊ & CONDI & IION CODE & & \\
\hline 00315 & & & & \(\star\) & EXAMI & NE／CHANGE & & ＊ \\
\hline 00316 & & & & ＊ & & & & ＊ \\
\hline ø0317 & & & & ＊＊＊＊＊＊ & ＊＊＊＊＊＊ & ＊＊＊＊＊＊＊＊＊＊ & ＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊ & ＊＊ \\
\hline 00318 & & & & ＊ & & & & \\
\hline 00319 & & 1977 & A & CCODE & EQU & ＊ & & \\
\hline 00320 A & 1977 CD & 1DF5 & A & & JSR & CLRTAB & & \\
\hline ø0321A & 197A A6 & D1 & A & & LDA & \＃\＄D 1 & & \\
\hline øø322A & 197C B7 & 49 & A & & STA & DTABL & & \\
\hline øø323A & 197E A6 & D7 & A & & LDA & \＃\＄D7 & & \\
\hline øø324A & 1980 B7 & 4A & A & & STA & DTABL＋1 & & \\
\hline øø325A & 1982 A6 & E6 & A & & LDA & \＃\＄E6 & & \\
\hline ø0326A & 1984 B7 & 4B & A & & STA & DTABL＋2 & & \\
\hline ø0327A & 1986 A6 & F1 & A & & LDA & \＃\＄Fl & & \\
\hline ø0328A & 1988 B7 & 4C & A & & STA & DTABL＋3 & & \\
\hline 00329A & 198A AD & 8A & 1916 & & BSR & LOCSTK & FIND CONDITION & \\
\hline ø0330A & 198C 9F & & & & TXA & & CODES & \\
\hline ø0331A & 198D AB & \(\emptyset 4\) & A & & ADD & \＃ 4 & & \\
\hline øø3 32A & 198 F 3 F & 52 & A & & CLR & ADDRH & SETUP FOR & \\
\hline ø0 033 A & 1991 B7 & 53 & A & & STA & ADDRL & EXAMINE／CHANGE & \\
\hline øø 034 A & 1993 1C & 4 F & A & & BSET & 6, SWIFLG & & \\
\hline ø0 335A & 1995 CC & 1EBl & A & & JMP & MEMEX3 & USING MEMORY R & ROUTINE \\
\hline øø336 & & & & ＊ & & & & \\
\hline Øø 037 & & & & ＊＊＊＊＊＊ & ＊＊＊＊＊＊ & ＊＊＊＊＊＊＊＊＊＊ & ＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊ & ＊＊ \\
\hline ロ0338 & & & & ＊ & & & & ＊ \\
\hline Øø339 & & & & ＊ & & BUILD A B & BEGINNING & ＊ \\
\hline Ø0340 & & & & ＊ & & AND ENDIN & & ＊ \\
\hline øø341 & 1 & & & ＊ & & ADDRESS R & RANGE & ＊ \\
\hline
\end{tabular}



PAGE Ø11 CBUGø5 .SA:1

```

PAGE Øl2 CBUG\emptyset5 .SA:1

```

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline PAGE & 013 & CBU & 05. & SA: 1 & & & & & \\
\hline Ø0632A & 187B & E7 & 04 & A & & STA & 4, X & RETURN TO & STAC \\
\hline Ø0633A & 1B7D & A6 & 10 & A & & LDA & \#16 & & \\
\hline \(\emptyset \emptyset 634 \mathrm{~A}\) & 1B7F & B7 & 08 & A & & STA & TIMER & & \\
\hline øø635A & 1881 & A6 & \(\emptyset 8\) & A & & LDA & \#8 & & \\
\hline øø636A & 1883 & B7 & \(\emptyset 9\) & A & & STA & TIMEC & & \\
\hline Øø637A & \(1 \mathrm{B85}\) & \(8 \emptyset\) & & & & RTI & & EXECUTE & \\
\hline Øø638 & & & & & * & & & & \\
\hline øø639 & & & & & ****** & ***** & ********* & ********* & * \\
\hline Øø640 & & & & & * & & & & \\
\hline 00641 & & & & & * & & SET CURRE & ENT TIME & \\
\hline Ø0642 & & & & & * & & USING MCI & 146818 & \\
\hline 00643 & & & & & * & & & & \\
\hline Ø0644 & & & & & * & & 12-HOUR & FORMAT & \\
\hline \(\emptyset 0645\) & & & & & * & & & & \\
\hline Øø646 & & & & & ****** & ****** & ******** & ******** & * \\
\hline Ø0647 & & & & & * & & & & \\
\hline 00648 & & & 1B86 & A & STIME & EQU & * & & \\
\hline Ø0649A & 1 B 86 & \(C D\) & 1DF5 & A & & JSR & CLRTAB & & \\
\hline Øø650A & 1B89 & A6 & 77 & A & & LDA & \#\$77 & AM BY DEF & AULT \\
\hline \(\emptyset 0651 \mathrm{~A}\) & 188B & B7 & 4 E & A & & STA & DTABL+5 & & \\
\hline Øø652A & 1B8D & 3F & 53 & A & & CLR & ADDRL & & \\
\hline Ø0653A & 1B8F & 3 F & 52 & A & & CLR & ADDRH & & \\
\hline Øø654A & \(1 \mathrm{B91}\) & CD & \(1 F B \emptyset\) & A & STIME2 & JSR & PRTADR & & \\
\hline \(\emptyset \emptyset 655 A\) & \(1 \mathrm{B9} 4\) & CD & 1F49 & A & & JSR & GETNYB & GET INPUT & \\
\hline Øø656A & \(1 \mathrm{B97}\) & 25 & 12 & 1 BAB & & BCS & STIME1 & & \\
\hline Øø657A & 1899 & Al & 10 & A & & CMP & \#\$10 & ESC? & \\
\hline Ø0658A & 189B & 27 & 4 F & 1BEC & & BEQ & STMRET & & \\
\hline Øø659A & 189D & Al & 11 & A & & CMP & \#\$11 & ENT? & \\
\hline 00660 A & 1B9F & 27 & 1D & 1BBE & & BEQ & STIME4 & & \\
\hline Ø0661A & 1BAl & Al & 17 & A & & CMP & \#\$17 & P? & \\
\hline Øø662A & 1BA3 & 26 & EC & \(1 \mathrm{B91}\) & & BNE & STIME2 & & \\
\hline øø663A & 1BA5 & A6 & 73 & A & & LDA & \#\$73 & YES, & \\
\hline Øø664A & 1BA7 & B7 & 4 E & A & & STA & DTABL+5 & PRINT P & \\
\hline Øø665A & 1BA9 & \(2 \emptyset\) & E6 & \(1 \mathrm{B91}\) & & BRA & STIME2 & & \\
\hline Øø666A & 1BAB & A1 & 99 & A & STIME1 & CMP & \# 9 & GT 9? & \\
\hline Ø0667A & 1 BAD & 22 & 40 & 1BEF & & BHI & STERR & & \\
\hline \(\emptyset \emptyset 668 \mathrm{~A}\) & 1BAF & AE & 04 & A & & LDX & \# 4 & SHIFT IN & NEW \\
\hline Ø0669A & 1BB1 & 38 & 53 & A & STIME3 & LSL & ADDRL & INPUT & \\
\hline 00670 A & 1BB3 & 39 & 52 & A & & ROL & ADDRH & & \\
\hline \(\emptyset \emptyset 671 \mathrm{~A}\) & 1BB5 & 5A & & & & DECX & & & \\
\hline 00672 A & 1BB6 & 26 & F9 & 1 BB 1 & & BNE & STIME3 & & \\
\hline 00673 A & 1BB8 & BA & 53 & A & & ORA & ADDRL & & \\
\hline Ø0674A & 1BBA & B7 & 53 & A & & STA & ADDRL & & \\
\hline \(\emptyset 0675 \mathrm{~A}\) & 1BBC & \(2 \emptyset\) & D3 & \(1 \mathrm{B91}\) & & BRA & STIME2 & & \\
\hline \(\emptyset 0676 \mathrm{~A}\) & 1 BBE & B6 & 52 & A & STIME4 & LDA & ADDRH & HOURS GT & 12? \\
\hline \(\emptyset 0677 \mathrm{~A}\) & \(1 \mathrm{BC} \varnothing\) & Al & 12 & A & & CMP & \#\$12 & & \\
\hline Øø678A & 1 BC 2 & 22 & 2B & 1BEF & & BHI & STERR & & \\
\hline Ø0679A & 1 BC 4 & 4D & & & & TSTA & & HOURS EQ & \(0 ?\) \\
\hline 00680 A & 1BC5 & 27 & 28 & 1BEF & & BEQ & STERR & & \\
\hline の0681A & 1 BC 7 & B6 & 53 & A & & LDA & ADDRL & MIN? GT 5 & 59? \\
\hline \(\emptyset 0682 \mathrm{~A}\) & 1BC9 & A1 & 59 & A & & CMP & \#\$59 & & \\
\hline \(\emptyset \emptyset 683 \mathrm{~A}\) & 1 BCB & 22 & 22 & 1BEF & & BHI & STERR & & \\
\hline \(\emptyset \emptyset 684 \mathrm{~A}\) & 1 BCD & A6 & 80 & A & & LDA & \#\$8ø & PUT IN & \\
\hline \(\emptyset \emptyset 685 \mathrm{~A}\) & 1 BCF & C7 & 170 B & A & & STA & CR2 & SET TIME & MODE \\
\hline Øø686A & 1BD2 & 4 F & & & & CLRA & & & \\
\hline \(\emptyset 0687 \mathrm{~A}\) & 1BD3 & C7 & 170A & A & & STA & CRI & & \\
\hline Ø0688A & 1BD6 & \(\emptyset 4\) & 4 E Ø2 & 1BDB & & BRSET & 2, DTABL+5 & 5,STIME5 P & PM? \\
\hline Øø689A & 1BD9 & 1 E & 52 & A & & BSET & 7,ADDRH & YES & \\
\hline
\end{tabular}


\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Ø08の6A & 1C8D & & 5B & A & & ADD & CHKSUM & CHECKSUM \\
\hline \(\emptyset \emptyset 807 \mathrm{~A}\) & 1 C 8 F & B7 & 5B & A & & STA & CHKSUM & \\
\hline øø808A & 1 C 91 & 81 & & & & RTS & & \\
\hline \multicolumn{9}{|l|}{Øø8ø9} \\
\hline \(\emptyset \emptyset 810\) A & 1C92 & A6 & 3 F & A & PUNLDR & LDA & \＃\＄ 3 F & PUNCH 16K \\
\hline \(\emptyset \emptyset 811 \mathrm{~A}\) & 1 C 94 & B7 & 50 & A & & STA & WORK1 & ZEROS \\
\hline \(0 \emptyset 812 \mathrm{~A}\) & 1 C 96 & A6 & FF & A & & LDA & \＃\＄FF & \\
\hline \(\emptyset \emptyset 813 \mathrm{~A}\) & 1 C 98 & B7 & 51 & A & & STA & WORK2 & \\
\hline \(\emptyset \emptyset 814 \mathrm{~A}\) & 1C9A & AD & 24 & 1 CC & PUNLD 1 & BSR & COMO & \\
\hline \(\emptyset \emptyset 815 \mathrm{~A}\) & 1C9C & AD & 35 & 1 CD 3 & & BSR & NOCO & \\
\hline Øø816A & 1C9E & 3A & 51 & A & & DEC & WORK2 & \\
\hline \(\emptyset \emptyset 817\) A & 1СAØ & 26 & F8 & 1C9A & & BNE & PUNLD1 & \\
\hline \(\emptyset \emptyset 818 \mathrm{~A}\) & 1CA2 & 3A & 50 & A & & DEC & WORK1 & \\
\hline \(\emptyset \emptyset 819 \mathrm{~A}\) & 1CA4 & 26 & F4 & 1C9A & & BNE & PUNLD1 & \\
\hline Øø82のA & 1CA6 & 81 & & & & RTS & & \\
\hline \multicolumn{9}{|l|}{00821} \\
\hline \(\emptyset \emptyset 822 \mathrm{~A}\) & 1 CA 7 & AE & \(\emptyset 8\) & A & PUNBYT & LDX & \＃8 & PUNCH \\
\hline \(\emptyset \emptyset 823 A\) & 1CA9 & AD & 15 & 1 CCD & & BSR & COMO & SYNC \\
\hline \(\emptyset \emptyset 824 \mathrm{~A}\) & 1 CAB & \(A D\) & 13 & 1 CC & & BSR & COMO & START \\
\hline \(\emptyset \emptyset 825 \mathrm{~A}\) & 1CAD & AD & 11 & 1 CCD & PUNBY1 & BSR & COMO & SYNC \\
\hline \(\emptyset \emptyset 826 \mathrm{~A}\) & 1CAF & 46 & & & & RORA & & \\
\hline \(\emptyset \emptyset 827 \mathrm{~A}\) & \(1 C B \emptyset\) & 24 & \(\emptyset 4\) & \(1 \mathrm{CB6}\) & & BCC & PUNBY2 & 1 OR Ø？ \\
\hline \(\emptyset \emptyset 828 \mathrm{~A}\) & 1CB2 & AD & ØС & 1 CC ¢ & & BSR & COMO & 1 \\
\hline \(\emptyset \emptyset 829 \mathrm{~A}\) & 1CB4 & \(2 \varnothing\) & \(\emptyset 2\) & \(1 \mathrm{CB8}\) & & BRA & PUNBY 3 & \\
\hline Øø830A & \(1 \mathrm{CB6}\) & AD & 1B & 1CD3 & PUNBY2 & BSR & NOCO & \(\emptyset\) \\
\hline \(\emptyset \emptyset 831 \mathrm{~A}\) & \(1 \mathrm{CB8}\) & 5A & & & PUNBY3 & DECX & & ALL \\
\hline Øø832A & \(1 \mathrm{CB9}\) & 26 & F2 & 1CAD & & BNE & PUNBYI & DONE？ \\
\hline Øø833A & 1 CBB & AD & \(\emptyset 3\) & 1 CCD & & BSR & COMO & YES，SYNC \\
\hline Øø834A & 1CBD & AD & 14 & 1 CD 3 & & BSR & NOCO & STOP BIT \\
\hline \(\emptyset \emptyset 835 \mathrm{~A}\) & 1 CBF & 81 & & & & RTS & & \\
\hline \multicolumn{9}{|l|}{Øø836} \\
\hline Øø837A & \(1 \mathrm{CC} \square\) & BF & 54 & A & COMO & STX & WORK3 & MAKE A TRANSITION \\
\hline Øø838A & 1 CC 2 & ØD & Øø Ø4 & 1 CC 9 & & BRCLR & 6, PORTA & COMOI \\
\hline Øø839A & 1 CC 5 & 1D & \(\emptyset \emptyset\) & A & & BCLR & 6, PORTA & \\
\hline \(\emptyset \emptyset 840\) A & \(1 \mathrm{CC7}\) & \(2 \emptyset\) & \(\emptyset 2\) & 1 CCB & & BRA & DELAY & PAUSE \\
\hline \(\emptyset \emptyset 841 \mathrm{~A}\) & 1 CC 9 & 1 C & øø & A & Comol & BSET & 6，PORTA & \\
\hline Øø842A & 1 CCB & BE & 5E & A & DELAY & LDX & PCNT1 & \\
\hline Øø843A & 1 CCD & 5A & & & COMO2 & DECX & & \\
\hline \(\emptyset \emptyset 844 \mathrm{~A}\) & 1CCE & 26 & FD & 1 CCD & & BNE & COMO2 & \\
\hline Øø845A & \(1 \mathrm{CD} \emptyset\) & BE & 54 & A & & LDX & WORK3 & \\
\hline Øø846A & 1 CD 2 & 81 & & & & RTS & & \\
\hline \multicolumn{9}{|l|}{\(\emptyset 0847\)} \\
\hline \(\emptyset \emptyset 848 \mathrm{~A}\) & 1CD3 & BF & 54 & A & NOCO & STX & WORK3 & NO TRANSITION \\
\hline のø849A & lCD5 & BE & 5F & A & & LDX & PCNTØ & DOUBLE DELAY \\
\hline Øø850A & 1 CD 7 & 5A & & & NOCOl & DECX & & \\
\hline \(\emptyset \emptyset 851 \mathrm{~A}\) & 1CD8 & 26 & FD & \(1 \mathrm{CD7}\) & & BNE & NOCO1 & \\
\hline \(\emptyset \emptyset 852 \mathrm{~A}\) & 1CDA & BE & 54 & A & & LDX & WORK3 & \\
\hline \multicolumn{9}{|l|}{Ø日853A 1CDC 81} \\
\hline \multicolumn{9}{|l|}{\(\emptyset \emptyset 854\)} \\
\hline Øø855 & & & & & \multicolumn{4}{|l|}{＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊} \\
\hline \multicolumn{9}{|l|}{Øø856＊} \\
\hline Ø0857 & & & & & ＊ & & LOAD TA & OR \\
\hline \multicolumn{9}{|l|}{\(\emptyset \emptyset 858\)＊COMPARE TAPE} \\
\hline \multicolumn{9}{|l|}{\(\emptyset \emptyset 859\)＊＊} \\
\hline \(0 \emptyset 860\) & & & & & ＊＊＊＊＊＊＊ & ＊＊＊＊＊＊ & ＊＊＊＊＊＊＊＊ & ＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊ \\
\hline \multicolumn{9}{|l|}{Øø861＊} \\
\hline Øø862 & & & 1 CDD & A & TLOAD & EQU & ＊ & \\
\hline \(\emptyset \emptyset 863 \mathrm{~A}\) & 1 CDD & 1 B & 4 F & A & & BCLR & 5，SWIFL & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Ø0864A & 1 CDF & CD & 1 E 07 & A & & JSR & CLRDIS & \\
\hline ø0865A & 1CE2 & A6 & FF & A & LOAD \(\emptyset\) & LDA & \＃\＄FF & LOAD 256 \\
\hline ø0866A & 1CE4 & AD & 78 & 1D5E & LOADI & BSR & EDGE & CONSECUTIVE \\
\hline øø867A & 1CE6 & 25 & FA & 1CE2 & & BCS & LOAD® & ZEROS \\
\hline 90868A & 1CE8 & 4A & & & & DECA & & \\
\hline の日869A & 1CE9 & 26 & F9 & 1CE4 & & BNE & LOAD1 & \\
\hline の日87øA & 1CEB & AD & \(5 \emptyset\) & 1D3D & LOAD2 & BSR & LOADBY & \\
\hline 00871 A & 1CED & Al & B3 & A & & CMP & \＃\＄B3 & BOT？ \\
\hline Øø872A & 1CEF & 26 & FA & 1CEB & & BNE & LOAD2 & \\
\hline Øø873 & & & & & ＊ & & & \\
\hline 06874 A & 1CFl & 3F & 5B & A & & CLR & CHKSUM & YES，INIT CHECKSUM \\
\hline の日875A & 1CF3 & CD & 1D76 & A & & JSR & LOADIT & GET ENDING \\
\hline のø876A & 1 CF 6 & B7 & 58 & A & & STA & TEMP & ADDRESS \\
\hline Ø0877A & 1CF8 & AD & 7C & 1 176 & & BSR & LOADIT & \\
\hline ø0878A & 1CFA & B7 & 59 & A & & STA & TEMP＋ 1 & \\
\hline のø879A & 1CFC & AD & 78 & 1 176 & & BSR & LOADIT & GET BEGINNING \\
\hline の日88øA & 1 CFE & B7 & 52 & A & & STA & ADDRH & ADDRESS \\
\hline のø881A & \(1 \mathrm{D} \emptyset \emptyset\) & AD & 74 & 1 176 & & BSR & LOADIT & \\
\hline øø882A & 1Dø 2 & B7 & 53 & A & & STA & ADDRL & \\
\hline øø883 & & & & & ＊ & & & \\
\hline \(\emptyset 0884 \mathrm{~A}\) & 1D04 & AD & \(7 \varnothing\) & 1 D76 & LOAD 4 & BSR & LOADIT & GET BYTE \\
\hline \(\emptyset \emptyset 885 \mathrm{~A}\) & 1Dø6 & øB & 4 F ØB & 1 D14 & & BRCLR & 5，SWIFLG， & LOAD5 COMPARE？ \\
\hline \(\emptyset \emptyset 886 \mathrm{~A}\) & 1D69 & B7 & 57 & A & & STA & WORK6 & YES，IS IT \\
\hline ø0887A & \(1 \mathrm{D} 日 \mathrm{~B}\) & CD & 1F15 & A & & JSR & LOAD & SAME？ \\
\hline øø888A & 1DØE & B1 & 57 & A & & CMP & WORK6 & \\
\hline Øø889A & 1 Dl 0 & 26 & 25 & 1 137 & & BNE & DISADR & NO \\
\hline øø89のA & 1D12 & \(2 \emptyset\) & 65 & 1D19 & & BRA & LOAD6 & YES \\
\hline Ø0891A & 1D14 & CD & 1F24 & A & LOAD5 & JSR & STORE & NOT COMPARE，SAVE IT \\
\hline øø892A & 1D17 & 25 & 1 E & 1 1037 & & BCS & DISADR & \\
\hline øø893A & 1D19 & 3C & 53 & A & LOAD6 & INC & ADDRL & INC ADDRESS \\
\hline øø894A & 1D1B & 26 & ø2 & 1D1F & & BNE & LOAD 3 & \\
\hline ø 0895 A & 1D1D & 3C & 52 & A & & INC & ADDRH & \\
\hline øø896A & 1D1F & B6 & 58 & A & LOAD 3 & LDA & TEMP & FINSHED？ \\
\hline Øø897A & 1D21 & B1 & 52 & A & & CMP & ADDRH & \\
\hline øø898A & 1D23 & 26 & DF & \(1 \mathrm{D} 日 4\) & & BNE & LOAD 4 & \\
\hline øø899A & 1D25 & B6 & 59 & A & & LDA & TEMP＋1 & \\
\hline Ø090øA & 1D27 & B1 & 53 & A & & CMP & ADDRL & \\
\hline 00901 A & 1D29 & 26 & D9 & 1Dø4 & & BNE & LOAD4 & \\
\hline 00902A & 1D2B & AD & \(1 \varnothing\) & 1D3D & & BSR & LOADBY & YES ，GET \\
\hline の0903A & 1D2D & Bl & 5B & A & & CMP & CHKSUM & CHECKSUM \\
\hline ø0904A & 1D2F & 26 & \(\square 3\) & 1 D34 & & BNE & LDERR & NOT SAME－－ERROR \\
\hline の日905A & 1D31 & CC & 18 AB & A & & JMP & GETCMD & \\
\hline øø9の6 & & & & & ＊ & & & \\
\hline Ø0907A & 1D34 & CC & 1 E 97 & A & LDERR & JMP & ERROR & \\
\hline ロ09ø8 & & & & & & & & \\
\hline Ø0909A & 1 D37 & \(C D\) & \(1 F B \emptyset\) & A & DISADR & JSR & PRTADR & DISPLAY ADDRESS \\
\hline Ø0910A & 1D3A & CC & 18B5 & A & & JMP & CMDSCN & FOR ERROR \\
\hline 00911 & & & & & ＊ & & & \\
\hline \(\emptyset 0912 \mathrm{~A}\) & 1D3D & BF & 50 & A & LOADBY & STX & WORK1 & \\
\hline の日913A & 1D3F & AE & \(\square 8\) & A & & LDX & \＃ 8 & \\
\hline \(\emptyset \emptyset 914 \mathrm{~A}\) & 1D41 & AD & 1B & 1D5E & & BSR & EDGE & SET START \\
\hline \(\emptyset 0915 \mathrm{~A}\) & 1D43 & \(A D\) & 19 & 1D5E & LODBY1 & BSR & EDGE & BIT \\
\hline Ø0916A & 1D45 & 24 & FC & 1 D43 & & BCC & LODBYI & \\
\hline Ø0917A & 1 D 47 & AD & 15 & 1D5E & & BSR & EDGE & SYNC \\
\hline Ø0918A & 1D49 & 5A & & & LODBY2 & DECX & & \\
\hline Ø0919A & 1D4A & 2B & ØF & 1D5B & & BMI & LODBYR & FINISHED？ \\
\hline 00920 A & 1D4C & 44 & & & & LSRA & & NO，SHIFT \\
\hline Øø921A & 1D4D & AD & ØF & 1D5E & & BSR & EDGE & GET BIT \\
\hline
\end{tabular}







PAGE Ø24 CBUGø5 .SA:1
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{4}{|l|}{\(\emptyset 1225\)} \\
\hline Ø1226 & & & \\
\hline \multicolumn{4}{|l|}{01227} \\
\hline Ø1228A & \(1 E 87\) & & D7 \\
\hline Ø1229A & 1 E 88 & & Ø6 \\
\hline Ø123ØA & \(1 E 89\) & & E3 \\
\hline Ø1231A & 1E8A & & A7 \\
\hline Ø1232A & 1E8B & & 36 \\
\hline \(\emptyset 1233 \mathrm{~A}\) & \(1 E 8 C\) & & B5 \\
\hline \(\emptyset 1234 \mathrm{~A}\) & 1E8D & & F5 \\
\hline Ø1235A & 1E8E & & 07 \\
\hline Ø1236A & 1E8F & & F7 \\
\hline Ø1237A & \(1 E 9 \emptyset\) & & B7 \\
\hline ø1238A & 1 E91 & & 77 \\
\hline Ø1239A & 1 E9 2 & & F4 \\
\hline Ø124øA & \(1 E 93\) & & D1 \\
\hline Ø1241A & 1 E94 & & E6 \\
\hline Ø1242A & 1E95 & & F1 \\
\hline Ø1243A & 1 E96 & & 71 \\
\hline \multicolumn{4}{|l|}{01244} \\
\hline \(\emptyset 1245\) & & & \(1 \mathrm{E97}\) \\
\hline ¢1246A & 1 E97 & CD & 1DF5 \\
\hline Ø1247A & 1E9A & A6 & F1 \\
\hline \(\emptyset 1248 \mathrm{~A}\) & 1E9C & B7 & 4A \\
\hline \(\emptyset 1249 \mathrm{~A}\) & 1E9E & A6 & 60 \\
\hline Ø1250A & 1EAø & B7 & 4B \\
\hline Ø1251A & 1EA2 & B7 & 4C \\
\hline øl252A & IEA4 & CD & 1DFD \\
\hline ø1253A & \(1 E A 7\) & CC & 18B5 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|}
\hline CTABL & FCB & \$D7 \\
\hline & FCB & 6 \\
\hline & FCB & \$E3 \\
\hline & FCB & \$ A 7 \\
\hline & FCB & \$36 \\
\hline & FCB & \$B5 \\
\hline & FCB & \$F5 \\
\hline & FCB & 7 \\
\hline & FCB & \$F7 \\
\hline & FCB & \$B7 \\
\hline & FCB & \$77 \\
\hline & FCB & \$F4 \\
\hline & FCB & \$D1 \\
\hline & FCB & \$E6 \\
\hline & FCB & \$F1 \\
\hline & FCB & \$71 \\
\hline ERROR & EQU & * \\
\hline & JSR & CLRTAB \\
\hline & LDA & \# \$Fl \\
\hline & STA & DTABL+1 \\
\hline & LDA & \# \({ }^{\text {6 }}\) 0 \\
\hline & STA & DTABL+2 \\
\hline & STA & DTABL+3 \\
\hline & JSR & DISTAB \\
\hline & JMP & CMDSCN \\
\hline
\end{tabular}

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \(\emptyset 1313\) & & & & & * & LOAD & BYTE AT & RH, ADDRL & * \\
\hline 01314 & & & & & * & INT & ACCUMULA & & * \\
\hline \(\emptyset 1315\) & & & & & * & & & & \\
\hline 01316 & & & & & \multicolumn{5}{|l|}{****************************************} \\
\hline 01317 & & & & & \multicolumn{5}{|l|}{*} \\
\hline \(\emptyset 1318\) A. & 1F15 & BF & 50 & A & LOAD & STX & WORK1 & \multicolumn{2}{|l|}{SETUP} \\
\hline Ø1319A & \(1 F 17\) & AE & C6 & A & & LDX & \#\$C6 & \multicolumn{2}{|l|}{ROUTINE} \\
\hline Ø1320A & \(1 F 19\) & BF & 51 & A & LDSTCM & STX & WORK2 & \multicolumn{2}{|l|}{TO DO} \\
\hline Ø1321A & 1F1B & AE & 81 & A & & LDX & \#\$81 & \multicolumn{2}{|l|}{TWO BYTE} \\
\hline Ø1322A & 1F1D & BF & 54 & A & & STX & WORK3 & \multicolumn{2}{|l|}{LOAD} \\
\hline Ø1323A & 1FlF & BD & 51 & A & & JSR & WORK2 & & \\
\hline Ø1324A & 1F21 & BE & \(5 \emptyset\) & A & & LDX & WORK1 & & \\
\hline Ø1325A & \(1 F 23\) & 81 & & & & RTS & & & \\
\hline \(\emptyset 1326\) & & & & & \multicolumn{5}{|c|}{RTS} \\
\hline \(\emptyset 1327\) & & & & & \multicolumn{5}{|l|}{****************************************} \\
\hline 01328 & & & & & \multicolumn{4}{|l|}{*****************************} & * \\
\hline \(\emptyset 1329\) & & & & & * & \multicolumn{3}{|l|}{STORE ACCUMULATOR INTO} & * \\
\hline 01330 & & & & & \multicolumn{4}{|c|}{\multirow[t]{2}{*}{BYTE AT ADDRH,ADDRL}} & \\
\hline \(\emptyset 1331\) & & & & & & & & & * \\
\hline \(\emptyset 1332\) & & & & & \multicolumn{5}{|l|}{****************************************} \\
\hline \(\emptyset 1333\) & & & & & \multicolumn{5}{|l|}{*} \\
\hline Ø1334A & 1F24 & BF & \(5 \emptyset\) & A & \multirow[t]{3}{*}{STORE} & STX & WORK1 & & \\
\hline Ø1335A & 1F26 & AE & C7 & A & & LDX & \# \$C7 & \multicolumn{2}{|l|}{SETUP} \\
\hline Ø1336A & 1F28 & AD & EF & 1 F19 & & BSR & LDSTCM & \multicolumn{2}{|l|}{ROUTINE} \\
\hline Ø1337A & 1F2A & B7 & 55 & A & & STA & WORK4 & \multicolumn{2}{|l|}{TO DO} \\
\hline Ø1338A & 1F2C & CD & 1F15 & A & & JSR & LOAD & \multicolumn{2}{|l|}{TWO BYTE} \\
\hline ø1339A & 1F2F. & B1 & 55 & A & & CMP & WORK 4 & \multicolumn{2}{|l|}{STORE} \\
\hline Ø134øA & 1F31 & 27 & 01 & 1F34 & & BEQ & STRTS & & \\
\hline Ø1341A & 1F33 & 99 & & & & SEC & & & \\
\hline Ø1342A & 1F34 & BE & 50 & A & STRTS & LDX & WORK 1 & & \\
\hline Ø1343A & 1F36 & 81 & & & \multicolumn{5}{|l|}{\multirow[b]{2}{*}{*}} \\
\hline \(\emptyset 1344\) & & & & & & & & & \\
\hline
\end{tabular}

\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline 01404 A & 1F60 & Al & 11 & A & & CMP & \#\$11 & NO ENTER? \\
\hline 01405 A & 1F62 & 27 & 27 & 1F8B & & BEQ & GETRTS & NO TRY AGAIN \\
\hline ø1406A & 1F64 & 20 & ED & 1F53 & & BRA & GETADR & \\
\hline 01407 A & \(1 F 66\) & 3 F & 52 & A & GETAD1 & CLR & ADDRH & INIT HIGH ADDRESS \\
\hline Ø1408A & \(1 F 68\) & B7 & 53 & A & & STA & ADDRL & PUT CHAR AWAY \\
\hline Ø1409A & 1F6A & AD & 44 & \(1 \mathrm{FB} \emptyset\) & & BSR & PRTADR & PRINT NEW ADDRESS \\
\hline \(\emptyset 1410\) A & 1F6C & \(A D\) & DB & 1F49 & GETALP & BSR & GETNYB & - GET ANOTHER CHAR \\
\hline 01411 A & 1F6E & 24 & 12 & 1 F 82 & & BCC & GETARG & VALID? \\
\hline Ø1412A & 1F76 & 48 & & & & ASLA & & YES \\
\hline 01413 A & \(1 F 71\) & 48 & & & & ASLA & & SHIFT IT IN \\
\hline \(\emptyset 1414 \mathrm{~A}\) & 1F72 & 48 & & & & ASLA & & \\
\hline \(\emptyset 1415\) A & 1F73 & 48 & & & & ASLA & & \\
\hline Ø1416A & 1F74 & AE & \(\emptyset 4\) & A & & LDX & \# 4 & \\
\hline Ø1417A & \(1 F 76\) & 48 & & & GETASF & ASLA & & \\
\hline ø1418A & 1 F77 & 39 & 53 & A & & ROL & ADDRL & \\
\hline Ø1419A & 1F79 & 39 & 52 & A & & ROL & ADDRH & \\
\hline ø1420A & 1F7B & 5A & & & & DECX & & \\
\hline 01421 A & 1F7C & 26 & F8 & \(1 F 76\) & & BNE & GETASF & \\
\hline 01422 A & 1F7E & AD & 30 & \(1 \mathrm{FB} \emptyset\) & & BSR & PRTADR & PRINT NEW ADDR \\
\hline \(\emptyset 1423 \mathrm{~A}\) & \(1 F 80\) & \(2 \emptyset\) & EA & 1F6C & & BRA & GETALP & GET ANOTHER CHAR \\
\hline \(\emptyset 1424 \mathrm{~A}\) & \(1 F 82\) & A1 & 10 & A & GETARG & CMP & \#\$10 & \\
\hline \(\emptyset 1425 A\) & \(1 F 84\) & 27 & 95 & 1F8B & & BEQ & GETRTS & \\
\hline ø1426A & \(1 F 86\) & Al & 11 & A & & CMP & \#\$11 & IS ENTER? \\
\hline ø1427A & \(1 F 88\) & 26 & E2 & 1F6C & & BNE & GETALP & NO TRY AGAIN \\
\hline 01428 A & 1F8A & 99 & & & & SEC & & YES SET FLAG \\
\hline Ø1429A & 1F8B & 81 & & & GETRTS & RTS & & \\
\hline \(\emptyset 1430\) & & & & & * & & & \\
\hline
\end{tabular}

\begin{tabular}{|c|c|c|c|c|c|c|}
\hline PAGE & 030 & CBUG 05 & ．SA： 1 & & & \\
\hline 01487 & & & & ＊ & & \\
\hline \(\emptyset 1488\) A & \(1 F C 4\) & 80 & & TIRQWV & RTI & \\
\hline \(\emptyset 1489\) & & & & ＋ & & \\
\hline \(\emptyset 1490\) A & 1FC5 & 80 & & IRQV & RTI & \\
\hline 01491 A & 1FC6 & 80 & & & RTI & \\
\hline 01492 & & & & ＊ & & \\
\hline \(\emptyset 1493\) & & \(1 F C 7\) & A & TIRQV & EQU & ＊ \\
\hline \(\emptyset 1494 \mathrm{~A}\) & \(1 F C 7\) & A6 40 & A & & LDA & \＃\＄ 40 \\
\hline \(\emptyset 1495\) A & 1FC9 & B7 99 & A & & STA & TIMEC \\
\hline \(\emptyset 1496\) A & 1 FCB & CD 1916 & A & & JSR & LOCSTK \\
\hline \(\emptyset 1497\) A & 1FCE & E6 94 & A & & LDA & 4，X \\
\hline \(\emptyset 1498\) A & 1FDD & BA 57 & A & & ORA & WORK6 \\
\hline \(\emptyset 1499 \mathrm{~A}\) & 1FD2 & E7 84 & A & & STA & 4， X \\
\hline Ø150日A & 1FD4 & CC 1928 & A & & JMP & PCOUNT \\
\hline 01501 & & & & ＊ & & \\
\hline 01502 A & 1FD7 & CD 1E07 & A & PWRDWN & JSR & CLRDIS \\
\hline \(01503 A\) & 1FDA & 8 E & & & STOP & \\
\hline 01504 & & & & ＊ & & \\
\hline Ø1505A & 1FF6 & & & & ORG & \＄1FF6 \\
\hline 01506 & & & & ＊ & & \\
\hline 01507 A & 1FF6 & 0046 & A & & FDB & TIRQW \\
\hline Ø1508A & 1FF8 & 0043 & A & & FDB & TIRQ \\
\hline Ø1509A & 1FFA & 0040 & A & & FDB & IRQ \\
\hline Ø1510A & 1FFC & 1856 & A & & FDB & SWI \\
\hline Ø1511A & 1FFE & 1800 & A & & FDB & RESET \\
\hline \(\emptyset 1512\) & & & & ＊ & & \\
\hline 01513 & & & & & END & \\
\hline TOTAL & ERRORS & S øøø日ロー－ & －øøøøø & & & \\
\hline
\end{tabular}

\title{
MC68000 DMA USING THE MC6844 DMA CONTROLLER
}

\author{
Prepared by \\ Arnold Morales \\ Microprocessor Applications Engineering
}

The MC6844 DMA Controller (DMAC) can be interfaced to the MC68000 microprocessor to provide flexible, lowcost, relatively high performance DMA control in an MC68000-based system. In designing such a system, three interface requirements must be considered:
1. The DMAC should operate at maximum frequency for efficient data transfer. High performance systems may require the use of the two megahertz device (MC68B44), so the system must allow the MC68000 to access the DMAC asynchronously.
2. Handshake logic must be implemented to arbitrate control of the system bus between the MC68000, the DMA control system, and other possible bus masters.
3. The MC6844 is an 8 -bit device intended for use in MC68000 systems, capable of direct memory access through only a 64 K memory space, and also lacks certain bus strobes necessary for simple implementation in an MC68000-based system. A bus interface must be designed to allow direct memory access throughout the entire 16 megabyte MC68000 memory map and to provide the required bus strobes needed for successful use in an MC68000-based system.
This application note describes designs to meet each of these requirements. These designs are then combined to form a direct memory access control system for the MC68000. An implementation of the complete system is presented in block diagram form using an MC6854 Advanced Data Link Controller (ADLC) and a static memory buffer.

\section*{MC6844 ASYNCHRONOUS INTERFACE OPERATION}

The MC6844 can be interfaced asynchronously to the MC68000 using the circuitry presented in Figure 1. This circuit allows the MC68000 to access a DMAC driven by an E clock that is either synchronous or asynchronous to the MC68000 clock. It generates DMAC chip select at the proper time to satisfy DMAC timing requirements, latches data to satisfy data hold time requirements, and asserts data transfer acknowledge at the proper time to ensure valid data transfer
between devices. This circuit can be used to interface other MC6800 peripherals, and is used to interface to the ADLC as well as the DMAC in the system implementation presented at the end of this application note.

CIRCUIT OPERATION - When the MC68000 performs a read or write bus cycle (access), the processor asserts one or both of the two data strobes ( \(\overline{\mathrm{DS}}\) ), an address strobe ( \(\overline{\mathrm{AS}}\) ), the read/write ( \(\mathrm{R} / \overline{\mathrm{W}}\) ) signal, and an address. The processor also outputs data during write cycles.

The MC68000 remains in this state until the bus cycle is terminated. Data transfer acknowledge ( \(\overline{\text { DTACK }}\) ) is asserted by the peripheral or memory device being accessed to initiate termination of the bus cycle by the MC68000.

The circuit in Figure 1 synchronizes MC68000 accesses to the DMAC with the E clock. Initially, flip-flops U1A and U1B are cleared causing a high DTACK output setting U2 and U3 into a transparent mode. Latch U 2 is in the highimpedance state due to a high on the output enable ( \(\overline{\mathrm{OE}}\) ) input. Latch U 3 is enabled due to a low on the \(\overline{\mathrm{OE}}\) input.

At the start of a DMAC access, latch U3 remains enabled if the access is a write. If the access is a read, the high \(\mathrm{R} / \overline{\mathrm{W}}\) and DMAC Select inputs to U4A cause U3 to go to the highimpedance state and U2 to become enabled. The DMAC Select signal is asserted when the DMAC is addressed. However, the DMAC is actually selected by the assertion of CS (DMAC). Flip-flop U1A is clocked high on the first falling edge of E after DMAC Select and data strobe (DS) are asserted. The Q output of U1A is applied to U4D, asserting CS (DMAC). Selecting the DMAC at this time ensures that the DMAC has adequate address setup time.

On the next falling edge of E , the \(\overline{\mathrm{Q}}\) output of U1B is clocked low asserting DTACK and latching data into the enabled latch. The asserted DTACK signal, inverted by \(\mathrm{U4D}\), deselects the DMAC by causing \(\overline{C S}\) (DMAC) to go high. When the access terminates, flip-flop U1 is cleared by the negation of \(\overline{\mathrm{DS}}\), and the interface circuitry is initialized for the next access. The \(\overline{\text { DTACK }}\) signal is buffered by an open-collector buffer (U5) to allow assertion of DTACK by other devices when the DMAC is not being accessed.


Figure 1. MC6844 Asynchronous Interface

\section*{BUS ARBITRATION INTERFACE}

The MC6844 is an 8-bit, 4-channel DMA Controller capable of performing direct memory transfers of a user defined number of data bytes (data block) within a 64 K byte memory space. Associated with each channel of the controller are:
- A transfer request (TxRQ) input which is asserted by a peripheral controller or a processor to request DMA service.
- A 16 -bit address register which is initialized with the beginning address of the data block to be transferred.
- A 16 -bit byte count register which is initialized with the desired number of data bytes (size of the data block) to be transferred.

Each channel can perform DMA transfers in one of three modes: TSC Steal, Halt Steal, and Halt Burst. Two of these modes, TSC Steal and Halt Steal, are single-byte transfer modes in which the DMAC returns control of the system bus to the processor after each transfer, while the Halt Burst
mode is a block transfer mode in which the DMAC retains control of the system bus until the last byte of the data block has been transferred.

The bus arbitration circuit presented in Figure 2 is designed for the Halt Steal and Halt Burst modes of operation. The TSC Steal mode is intended for use with the MC6800 and offers no advantage over the Halt Steal mode in MC68000 applications.

In the Halt Steal mode the DMAC responds to a transfer request by asserting DMA request halt steal \((\overline{\mathrm{DRQH}})\). The DMAC then waits until DMA grant (DGRNT), a DMAC input, is asserted. At this time, one transfer of data is initialized and transfer strobe ( \(\overline{\mathrm{TxSTB}}\) ) is asserted, followed by the negation of \(\overline{\mathrm{DRQH}}\). This sequence is repeated until all data has been transferred.

The same sequence is followed in the Halt Burst mode with the exception that \(\overline{\mathrm{DQRH}}\) is negated only after the last byte of the data block has been transferred. In this mode, bus mastership is arbitrated once, then data transfers occur in succession until all data has been transferred.


Figure 2. Bus Arbitration Interface

CIRCUIT OPERATION - For either a Halt Steal or Halt Burst DMA transfer by the control systems presented in this application note, three conditions must be met:
1. Transfer request (TxRQ) must be asserted.
2. \(\overline{\mathrm{DRQH}}\) must be asserted.
3. All bus masters must have relinquished the bus to ensure that DMA grant (DGRNT) is asserted.
Initially DGRNT is low, bus grant acknowledge ( \(\overline{\mathrm{BGACK}}\) ) is not asserted by the interface, and \(\overline{\text { TxSTB }}\) is high. The DMAC responds to a transfer request by asserting \(\overline{\mathrm{DRQH}}\). Once \(\overline{\mathrm{DRQH}}\) is asserted, it remains asserted until the DMAC performs a byte transfer in the Halt Steal mode or until the last byte of a designated memory block is transferred in the Halt Burst mode.

Transfer request (TxRQ) is coupled through U1 and U2 so that MC68000 bus request ( \(\overline{\mathrm{BR}}\) ) is asserted when TxRQ is asserted. By requesting a DMA transfer and bus arbitration simultaneously (disregarding gate propagation delay), DMA latency time is minimized. The MC68000 responds to a bus request by asserting bus grant ( \(\overline{\mathrm{BG}}\) ) and relinquishing the bus.

When DRQH is asserted and all bus masters are off the system bus, indicated by the negation of \(\overline{\mathrm{AS}}, \overline{\mathrm{DTACK}}\), and \(\overline{\text { BGACK }}\), flip-flop U3A-U3B is set by the assertion of the \(\overline{\mathrm{O} 3}\) output of U4. The setting of flip-flop U3A-U3B asserts DGRNT to initiate DMA transfer(s), and also asserts \(\overline{\text { BGACK }}\) to keep other bus masters off the bus. Bus grant
( \(\overline{\mathrm{BG}}\) ) is negated by the MC68000 soon after \(\overline{\mathrm{BGACK}}\) is asserted.

Flip-flop U3A-U3B is cleared on the rising edge of \(\overline{\text { TxSTB }}\) after it is asserted during each DMA cycle in the Halt Steal mode, and during the last cycle of a block transfer in the Halt Burst mode. Clearing flip-flop U3A-U3B negates \(\overline{\text { BGACK }}\) to release the system bus, and negates DGRNT to stop DMAC transfer activity.

The MC68000 \(\overline{\mathrm{BR}}\) and \(\overline{\mathrm{BGACK}}\) signals are driven by open collector gates to allow other devices to also request the system bus. A pullup resistor is used to hold \(\overline{\mathrm{AS}}\) in the negated state during transitions in bus ownership.

\section*{BUS INTERFACE REQUIREMENTS}

A general direct memory access controller for an MC68000-based system must allow direct memory access throughout the entire 16 megabyte memory map of the MC68000. In addition, it must assert the appropriate data strobe(s) and an address strobe. The MC6844 does not satisfy these requirements; therefore, TTL devices must be used to meet these needs.

The MC68000 can perform three types of data transfers: word transfers (D0-D15), byte transfers to/from lower data bytes (D0-D7), and byte transfers to/from upper data bytes (D8-D15). When transferring a byte, the MC68000 asserts either the upper data strobe (UDS) or the lower data strobe ( \(\overline{\mathrm{LDS}}\) ), depending on whether an upper or a lower data byte is being transferred; and when transferring a word, it asserts


Figure 3. MC68000 Word and Non-Sequential Byte Transfer Interface System
both \(\overline{\text { UDS }}\) and \(\overline{\mathrm{LDS}}\). The MC68000 asserts \(\overline{\mathrm{AS}}\) during each type of transfer.

The following are general designs which can be modified to meet individual system requirements. The two designs presented differ in the types of transfer they perform.

Only two of the four DMAC channels are used in each design. However, these interfaces can be easily modified for four-channel operation.

\section*{WORD AND NON-SEQUENTIAL BYTE TRANSFER INTERFACE SYSTEM}

An MC68000 DMA control system capable of word transfers and byte transfers to/from upper byte or lower byte memory locations is presented in Figure 3.

In this system, address lines A0-A15 from the DMAC are connected to MC68000 system address lines SA1-SA23 and as the DMAC address lines increment or decrement (according to user option), the system address is incremented/ decremented by words, rather than bytes; that is, the system address changes in increments of two bytes.

The system upper address lines SA17-SA23, are latched into transparent latches U2 and U3 during initialization, which are enabled during a DMA transfer. Latch U2 is the channel 0 upper address latch, with its chip select labeled A; latch U3 is the channel 1 upper address latch, with its chip select labeled B. During a direct memory access, transfer acknowledge A (TxAKA) from the DMAC is asserted during channel 1 transfers, and negated during channel 0 transfers. This DMAC output is used to enable the proper address latch during a direct memory access.

The type of direct memory access transfer (word or byte) is determined by the state of latch U4 during the access. Latch U4 with its chip select labeled C, is connected to system data bus lines SD0-SD3 and, through three-state buffer U5, to system data strobes \(\overline{\mathrm{LDS}}\) and \(\overline{\mathrm{UDS}}\). When writing to latch U4 during initialization, the states of SD2 and SD3 determine the states of the data strobes during a channel 1 direct memory access, and the states of SD0 and SD1 determine the states of the data strobes during a channel 0 direct memory access. For word transfer both of the data strobes must be asserted, while for byte transfers either the \(\overline{\mathrm{LDS}}\) or \(\overline{\mathrm{UDS}}\) is asserted, depending on whether a lower data byte (D0-D7) or an upper data byte (D8-D15) is being transferred.

Note that in memory organized in 16 -bit words, byte transfers are to/from either the upper byte or the lower byte of memory during each DMA block transfer.

During a direct memory access the appropriate U4 latch states are gated onto the system bus by U5. The appropriate U5 buffers are enabled by latch U2 during channel 0 access, and by latch U3 during channel 1 access.

When \(\overline{\text { DGRNT }}\) is asserted, the \(\mathrm{R} / \overline{\mathrm{W}}\) signal to the peripheral controller is inverted by exclusive OR gate U6.

Transfer strobe ( \(\overline{\mathrm{TxSTB}}\) ) is fed through an open collector buffer to the system \(\overline{\mathrm{AS}}\) line. During a direct memory access transfer the \(\overline{\mathrm{AS}}\) output of the MC68000 is in the highimpedance state and \(\overline{\text { TxSTB }}\) is used as the system address strobe. Transfer strobe is asserted by a DMAC operating at 2 megahertz for at least 370 nanoseconds to indicate a valid address during a direct memory access, and may require conditioning for use as an address strobe during direct memory access in some systems.

\section*{SEQUENTIAL MEMORY BYTE}

\section*{TRANSFER INTERFACE SYSTEM}

An MC68000 DMA control system capable of byte transfers to/from sequential memory locations in a memory organized in 16 -bit words is presented in Figure 4. In this system, address lines A1-A15 from the DMAC are connected to MC68000 system address lines SA1-SA15. Address line A0 of the DMAC is connected to inverting buffer U4. Buffer U4 is enabled by DGRNT to generate the data strobes. Only one data strobe is asserted at a time. Each time the DMAC increments/decrements, the state of \(\overline{U D S}\) and \(\overline{\text { LDS }}\) alternate. System address line SA1 changes state only after each data strobe is asserted for one DMA cycle and negated for one DMA cycle. By doing this, data is transferred to/from consecutive byte locations in the word-dimensioned memory map.

Latches U2 and U3 latch upper system address lines SA16-SA23 during initialization and their operation is identical to the circuit presented in Figure 3.

\section*{COMPLETE SYSTEM IMPLEMENTATION}

A block diagram of a complete MC68000 DMA system using the MC6844 DMAC for controlling DMA between an MC6854 ADLC and a block of memory is presented in Figure 5. Data transfer in this system is between the ADLC and lower memory byte locations (D0-D7).

The ADLC asserts receiver data service request (RDSR) each time the receiver FIFO register requires servicing, and transmitter data service request (TDSR) each time the transmitter is ready for data. These outputs are tied to transfer request channel 0 (TxRQ0) and transfer request channel 1 (TxRQ1) of the DMAC so that DMAC channel 0 services the ADLC receiver, and DMAC channel 1 services the ADLC transmitter

The block labeled "MC6854 Register Select, R/W Control" is used to address the ADLC transmit or receive register and to invert the read/write signal during a direct memory access. This circuit puts the address bus from the ADLC in the high-impedance state during the direct memory access and forces ADLC register select zero ( RS ) to a low state and register select one (RS1) to a high state, so that during a direct memory access either the transmit FIFO register or the receiver FIFO register is selected according to the state of the \(\mathrm{R} / \overline{\mathrm{W}}\) signal. The circuit uses DMAC DEND to select the frame terminate register of the ADLC during the last byte of a DMA block transfer when servicing the transmitter FIFO. During a direct memory access, the ADLC is selected by assertion of TxSTB to ensure that the ADLC is selected only during valid direct memory access cycles.

System memory is connected directly to the system bus. The "Memory DTACK Gen." consists of a counter driven by the MC68000 clock, and enabled by an asserted address strobe when memory is accessed by the processor. Data transfer acknowledge ( \(\overline{\mathrm{DTACK}}\) ) is "picked off" one of the counter pins so that it is asserted at some preset time interval after memory is accessed.

Memory address decoding is the same for both direct memory access and processor data transfers. However, during a direct memory access, memory is deselected by the NOR or DGRNT and E. This ensures that, during a direct memory access, the memory will latch written data at the fall of E, when ADLC data is valid.


Figure 4. MC68000 Sequential Memory Byte Transfer Interface System


Figure 5. System Implementation

\section*{ADDITIONAL SYSTEM ENHANCEMENTS}

Two enhancements to the direct memory access control systems presented in this application note should be considered. One improvement increases ADLC throughout, and the other allows memory to memory DMA data transfers.

THROUGHPUT ENHANCEMENT - Worst-case DMA latency of the systems described in this application note are 1.18 microseconds for MC68000 systems that do not implement the Read-Modify-Write instruction, and \(1.68 \mathrm{mi}-\) croseconds for systems that do implement the instruction. This is the worst-case delay between assertion of TxRQ and the beginning of the direct memory access cycle to service the channel, and allows for propagation delay through the gates in the bus arbitration handshake logic. These times assume 8 megahertz processor operation, and 2 megahertz controller operation.

The ADLC service latency can be reduced by designing a FIFO buffer to handle data transfers between the ADLC and
the rest of the system. In this technique, the FIFO buffer services the ADLC, and direct memory access transfer is between the FIFO buffer and system memory.

MEMORY TO MEMORY DMA - The direct memory access designs presented in this application note can be easily modified to perform memory to memory data transfer.

The DMAC will perform a direct memory access transfer for each cycle in the Halt Burst mode while TxRQ is asserted, until the block transfer is complete. In this way, an MC68B44 clocked at 2 megahertz can perform a direct access at a 2 megahertz rate. For memory to memory transfer, all that is needed is to allow one memory block to be addressed directly by the DMAC during direct memory access, and transpose the address to access the other memory block During a direct memory access, the DMA R/W signal to one of the memory blocks must be inverted so that during each direct memory access cycle data is read from one memory location in one memory block, and is written into another location in the other memory block.

\title{
AN INTELLIGENT TERMINAL WITH DATA LINK CAPABILITY
}

\author{
By \\ Charles Melear \\ Microprocessor Applications Engineer
}

\section*{INTRODUCTION}

A small but powerful terminal complete with high speed data link can be constructed with a minimum number of NMOS LSI circuits. Operating systems can be developed to make this terminal act as a word processor, point-of-sale terminal, data input source, etc. The data link capability allows the operator to call in the resources of remote computers at synchronous serial data rates of up to 1.5 megahertz.

Five devices form the core of the terminal as shown in Figure 1. An MC6809 Microprocessor (MPU) was chosen because of its many hardware and software features.

The MC6845 CRT Controller (CRTC) permits the use of a video display monitor. This controller was chosen because it allows complete software control of the video display monitor. Vertical sync delay, horizontal sync width and delay, blanking, number of characters-per-row, and rows-per-screen are all programmable.
Serial keyboard input capability is provided by an MC6850 Asynchronous Communications Interface Adapter (ACIA) which performs the serial/parallel conversions. This application polls the ACIA to check for a data present indication instead of using an interrupt. This polling method provides the highest priority and shortest response time to the high speed data link.

High speed data link capabilities are provided by an MC6854 Advanced Data Link Controller (ADLC). The ADLC detects the start of a message, receives the message, calculates and appends a CRC character, and provides a closing flag. Serial data rates of 1.5 megahertz are possible with this system. To operate at these speeds, direct memory access capability is needed and is provided, in this application, by an MC6844 Direct Memory Access Controller (DMAC). A data transfer can be processed every four bus cycles when an MC6854 ADLC and an MC6844 DMAC are used together.

\section*{MC6845 CRT CONTROLLER (CRTC)}

The CRTC provides horizontal sync, vertical sync, and blanking to a video display monitor along with the memory
address of the data to be displayed. A cursor output is also provided. Once the CRTC is initialized, it performs the function of controlling the video display monitor without intervention by the processor. Initialization is accomplished by writing the appropriate values into the 16 programmable registers. Figure 2 Sheet 1 is a worksheet which can be used to collect the information required to calculate the values needed for the CRTC register worksheet given in Figure 2 Sheet 2 . It is assumed that the video display monitor uses a 60 hertz power source and a 15,750 hertz horizontal oscillator frequency. After initialization, the CRTC starts with the address located in the start address register. The ASCII character represented by the hexadecimal value at that location will appear in the upper left-hand corner of the video display monitor. The CRTC advances the memory address lines by one with each character clock. The first row will contain the number of characters specified in the horizontal display register.

Due to synchronization problems between the CRT clock and several other signals, it is possible that the first character could be only partially displayed. Figure 3 shows how this can happen because the time between the CRT clock and display enable (Tx) is an internal function of the CRTC. The first character will be partially displayed because display enable goes high approximately in the middle of the first character. This problem can be resolved by writing an ASCII blank (20) at the first character location and using the second character location to display the first character.

The screen memory must be accessible to the processor for updating. Since the CRTC memory address lines normally drive the screen memory, multiplexers are used to select either the CRTC memory address lines or the processor address lines. A decoding network selects the processor address lines any time an address between \(\$ 0000\) and \(\$ 1\) FFF is detected. The data bus for the screen memory is isolated from the processor data bus by SN74LS243 transceivers. These devices are normally in the high-impedance state in both directions except during a processor read or write of the


Figure 1. Intelligent Terminal - Block Diagram
screen memory. The direction signals for the transceivers are derived from the select signal to the address line multiplexers and the read/write from the processor.

The output of the screen memory is latched into an SN74LS374 octal latch. The shift/load signal is used as a strobe to the latch. This latch is used to synchronize data flow between the screen memory and the output shift register. The latch holds data for one full CRT clock cycle and is used mainly to remove concern about memory pro-
pagation times. The output of the latch drives an MCM66740 character generator which feeds the parallel input of an SN74LS165 shift register. The shift/load signal is used to load the shift register. The dot clock is used to serially shift the data from the shift register.
In order to display a row of characters on a video display screen, the top line of each character must be addressed, then the second line, and so on until each row has been displayed. The CRTC steps through all the addresses to be displayed in


Figure 2. CRTC Programming Worksheet (Sheet 1 of 2)


Figure 2. CRTC Programming Worksheet (Sheet 2 of 2)


Figure 3. First Character Timing
the first character row, increments the row address by one, and then steps through the same addresses again. This procedure is repeated until the row address is equal to the address contained in the maximum scan line address register. The row address is reset to zero and the second character row is displayed.
A cursor may be programmed to appear at any location within the display memory area. The cursor output signal is logically ORed with the output of the data output shift register to form a new signal called cursor plus data
Display enable is used for vertical and horizontal blanking. The data to the video display monitor must be enabled only during the time that the beam of the video display monitor is sweeping what has been defined as the display area. Otherwise, random data may appear at the edges of the screen and horizontal and vertical retrace lines may also be visible. Display enable goes high as the first character of a row is displayed and goes low just after the last character of a row is displayed.

Signals which include cursor plus data, display enable, and the select signal to the address line multiplexers are ANDed to form the composite data signal applied to the video display monitor. The select signal to the address line multiplexer is included to suppress any spurious data that may occur when the processor accesses the display memory. Composite data is fed to a D-type flip-flop that is clocked by the dot clock. This ensures that boundaries between dot periods in the composite data signal occur at regular intervals.

\section*{MC6844 DIRECT MEMORY ACCESS CONTROLLER (DMAC)}

This application has local keyboard interface capability through use of an MC6850 Asynchronous Communications Interface Adapter (ACIA). It also has serial data link capability through the use of an MC6854 Advanced Data Link Controller (ADLC). This is a high speed data link capable of data transfer rates up to 1.5 megabits per second. If used at maximum speed in full duplex, a polling routine would not be able to handle the transmitted and received data. Therefore, direct memory access capability is needed. At one megabit data transfer rates, a data transfer must occur every four microseconds if full duplex operation is used. An MC6844 Direct Memory Access Controller (DMAC) can transfer data at that rate. One transfer is made every eight microseconds on each of two channels or one byte received and one byte transmitted during eight microseconds. The DMAC has four channels, but only two are used in this application. When enabled, two different pins on the ADLC are used to indicate that the transmit data register is empty and that the receiver FIFO buffer is full. These signals are used to make transfer requests to channels zero and one of the DMAC.
When the transfer request line (TxRQ) goes high in response to a service request from the ADLC, the DMAC requests the data bus from the MPU. When the data and address buses are available, the MPU will assert bus available (BA) and bus status (BS). The logical AND of these signals is the DMA grant signal (DGRNT) to the DMAC. When DMA
grant is received, the DMAC automatically takes control of the buses in one cycle and performs the data transfer during the next cycle. The bus request from the DMAC is released during the transfer cycle. The MC6809 will not attempt to regain the bus until one full cycle after the release of bus request. The bus available and bus status signals from the MPU are released immediately after the removal of bus requests which causes DMA grant to go low. This allows the DMAC to put its bus drivers in the high-impedance state in the cycle following the transfer without the possibility of bus contention by the MPU.
The DMAC has a number of 8 -bit registers to be programmed. Figure 4 is an illustration of these registers. Channel zero is a transmit channel and its address register (registers 0 and 1) is loaded with the first address in memory to be transferred. The channel zero byte count register (registers 2 and 3 ) is loaded with the number of bytes to be transferred. The address register for channel one (register 4 and 5) is loaded with the first address in memory to serve as a destination for data. The byte count register for channel one (registers 6 and 7) should be loaded with \$FFFF since the length of an incoming message is generally not known. This value will allow
a message of any length. Registers 8 through F are not used. In this application, channel zero is programmed for the three-state control steal transfer mode and read (from memory to ADLC); and channel one is programmed for three-state control steal transfer mode and write (from ADLC to memory).
The priority control register is used to enable the transmit and receive channels when desired. Only interrupt request/DMA end (IRQ \(/ \overline{\mathrm{DEND}}\) ) for channel zero is enabled in the interrupt control register. This will cause an interrupt when the channel zero byte count register is decremented to zero indicating that all bytes have been transferred. A DMA end (DEND) will occur when the last byte is transferred to the transmit register of the ADLC. DMA end (DEND) and interrupt request \((\overline{\mathrm{IRQ}})\) are multiplexed on one pin. By taking the logical OR of DGRNT and IRQ \(/ \overline{\text { DEND, }}\) a separate \(\overline{\text { IRQ }}\) can be obtained. The separate DEND is obtained by taking the logical OR of the transfer strobe (TxSTB) and interrupt request/DMA end (IRQ/ \(\overline{\mathrm{DEND}}\) ). In actual use the DMAC is programmed and enabled before the ADLC is enabled. This will ensure that transfers can begin immediately upon initialization of the ADLC.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{10}{|c|}{Programming Model} \\
\hline \multirow[t]{2}{*}{Register} & \multirow[t]{2}{*}{Address (Hex)} & \multicolumn{8}{|c|}{Register Content} \\
\hline & & Bit 7 & Bit 6 & Bit 5 & Bit 4 & Bit 3 & Bit 2 & Bit 1 & Bit 0 \\
\hline Channel Control & \(1{ }^{\text {* }}\) & DMA End Flag (DEND) & Busy/Ready Flag & Not Used & Not Used & Address Up/Down & TSC/ Halt & Burst/ Steal & Read/Write (R/W) \\
\hline Priority Control & 14 & Rotate Control & Not Used & Not Used & Not Used & Request Enable \#3 (RE3) & Request Enable \#2 (RE2) & Request Enable \#1 (RE1) & Request Enable \#0 (REO) \\
\hline Interrupt Control & 15 & \[
\begin{aligned}
& \hline \text { DEND } \\
& \text { IRQ } \\
& \text { Flag } \\
& \hline
\end{aligned}
\] & Not Used & Not Used & Not Used & DEND IRO Enable \#3 (DIE3) & DEND IRO Enable \#2 (DIE2) & DEND IRQ Enable \#1 (DIE1) & DEND IRQ Enable \#0 (DIEO) \\
\hline Data Chain & 16 & Not Used & Not Used & Not Used & Not Used & \begin{tabular}{l}
Two/Four Channel \\
Select ( \(2 / 4\) )
\end{tabular} & Data Chain Channel Select B & Data Chain Channel Select A & Data Chain Enable \\
\hline
\end{tabular}
-The \(\times\) represents the binary equivalent of the channel desired.

Address and Byte Count Registers
\begin{tabular}{|l|c|c|}
\hline \multicolumn{1}{|c|}{ Register } & Channel & \begin{tabular}{c} 
Address \\
(Hex)
\end{tabular} \\
\hline Address High & 0 & 0 \\
Address Low & 0 & 1 \\
Byte Count High & 0 & 2 \\
Byte Count Low & 0 & 3 \\
\hline Address High & 1 & 4 \\
Address Low & 1 & 5 \\
Byte Count High & 1 & 6 \\
Byte Count Low & 1 & 7 \\
\hline Address High & 2 & 8 \\
Address Low & 2 & 9 \\
Byte Count High & 2 & A \\
Byte Count Low & 2 & B \\
\hline Address High & 3 & C \\
Address Low & 3 & D \\
Byte Count High & 3 & E \\
Byte Count Low & 3 & F \\
\hline
\end{tabular}

Figure 4. MC6844 DMAC Registers

\section*{MC6854 ADVANCED DATA LINK CONTROLLER (ADLC)}

The ADLC handles the data link protocol. Basically, the ADLC transmits and receives serial data in full duplex. The data format of message frame is shown in Figure 5. When transmitting, the transmit data output (TxD) will either be high (mark idle) or sending a series of opening flags (flag idle). Upon writing a word to the transmit FIFO register, an opening flag will be sent followed by the data. Details of the ADLC registers are given in Figure 6. Data must be supplied to the transmit FIFO register at a rate sufficient to ensure that the data output shift register never becomes empty. The last byte to be transmitted is written to the transmit last data register. As soon as the last byte is transmitted, the ADLC automatically appends a 16 -bit cyclic redundancy character (CRC) in the frame check sequence field and a closing flag. The receiver constantly searches the data stream for an opening flag with which to synchronize. After an opening flag is detected, the first non-flag character and all succeeding bytes are shifted into the receiver FIFO register and CRC calculation is started. The receiver FIFO register must be read fast enough to ensure that a receiver overrun does not occur. When a closing flag is detected, the ADLC takes the prior 16 bits and compares it to the CRC generated by the receiver. The CRC is not shifted into the receiver FIFO register.
The chip select ( \(\overline{\mathrm{CS}}\) ) pin of the ADLC must be asserted whenever the DMAC requests data by issuing a transmit strobe or when the address of the ADLC appears on the address bus. The logical ANDing of TxSTB and the address of the ADLC is used to develop a composite chip select ( \(\overline{\mathrm{CS}}\) ) signal.

When a DMA transfer occurs between memory and the ADLC, the DMAC controls the R/ \(\overline{\mathrm{W}}\) line for the system. During the transfer cycle, the \(\mathrm{R} / \overline{\mathrm{W}}\) line of the ADLC must be inverted with respect to the system \(\mathrm{R} / \overline{\mathrm{W}}\) line. This is accomplished by exclusive ORing TxSTB and \(\mathrm{R} / \overline{\mathrm{W}}\). If TxSTB is low (no transfer), the output follows \(R / \bar{W}\). If TxSTB is high (transfer cycle), the output is the complement of \(\mathrm{R} / \overline{\mathrm{W}}\).

The ADLC requires that the last byte to be transferred be treated differently. The system may set bit four of control register two high and write the last byte into the transmitter (continue) data register or the last byte can be written into the
transmitter (last) data register. In this application, the latter method is used by using \(\overline{T x S T B}\), IRQ \(/ \overline{D E N D}\), and \(\mathrm{R} / \overline{\mathrm{W}}\) to control a dual, 4 -to-1 data selector. The truth table for the data selector is shown in Table 1. When DEND is low, the DMAC is indicating that this is the last byte. DEND occurs coincidentally with TxSTB which forces the register selects (RS0, RS1) of the ADLC high and selects the transmitter (last) data register. If only TxSTB is low, register select zero will be low and register select one will be high and the transmitter (continue) data register will be selected.

\section*{MC6809 MICROPROCESSING UNIT (MPU)}

The MC6809 must be discussed from two viewpoints hardware and software.

HARDWARE - The internal clock of the MPU is made to work with the MC6844 DMA Controller. Figure 7 is a timing diagram for a DMA response and three-state steal. The DMA request three-state control steal ( \(\overline{\mathrm{DRQT}}\) ) output of DMAC drives the DMA \(/ \overline{\text { BREQ }}\) input of the MPU. As shown in Figure 7, the first full cycle following DRQT going low (which causes DMA \(/ \overline{\mathrm{BREQ}}\) to also go low) is a dead cycle. Since the DRQT low output from the DMA results in the \(\overline{\text { DMA }} / \overline{\text { BREQ }}\) input to MC6809 going low, it is a dead cycle for both the DMA and the MC6809. Dead time is the time required for the MPU to relinquish control of the bus and the DMAC to gain control of the bus. The next cycle accommodates the DMA transfer. During this cycle, \(\overline{\mathrm{DRQT}}\) is released. The MPU automatically inserts one dead cycle after DMA/BREQ is released. This gives the DMAC one cycle to relinquish control of the bus and the MPU to gain control of the bus. After the dead cycle, the MPU assumes normal control.
The MC6809 has no equivalent of the valid memory address (VMA) signal which is available on the MC6800. Normally a VMA is not needed; however, during the dead cycles which precede and follow a DMA transfer, the buses are undefined. This allows the possibility of a spurious write into a random memory location. This possibility can be eliminated by developing a signal called direct memory access valid memory address (DMAVMA). The DMA grant DGRNT signal from the DMAC and the E signal are used to


Figure 5. Data Format of a Message Frame


\section*{\(\overline{\text { DCD }}\)}

Rx Overrun
RDA (Receiver Data Available)
Bit 7
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow{10}{*}{} & \multirow[b]{2}{*}{Bit \#} & & , & & Transmitter Data & Transmitter Data & \\
\hline & & Control Register = 1 & \[
\begin{gathered}
\text { Control Register }=2 \\
\left(C_{1} b_{0}=0\right)
\end{gathered}
\] & Control Register \(=3\) ( \(C_{1}{ }^{\text {b }}=1\) ) & (Continue Data) & \[
\begin{aligned}
& \hline \text { (Last Data) } \\
& \left(\mathrm{C}_{1} \mathrm{~b}_{0}=0\right)
\end{aligned}
\] & Control Register \(=4\)
\[
\left(C_{1} b_{0}=1\right)
\] \\
\hline & 0 & Address Control (AC) & Prioritized Status Enable & Logical Controi Field Select & Bit 0 & Bit 0 & Double Flag Single Flag Interframe Control \\
\hline & 1 & Receiver Interrupt Enable (RIE) & 2 Byte/1 Byte Transfer & Extended Control Field Select & Bit 1 & - Bit 1 & Word Length Select Transmit \#1 \\
\hline & 2 & Transmitter Interrupt Enable (TIE) & Flag/Mark Idle & Auto, Address Extension Mode & Bit 2 & Bit 2 & Word Length Select Trañsmit \#2 \\
\hline & 3 & RDSR Mode (DMA) & Frame Complete/ TDRA Select & 01/11 Idle & Bit 3 & Bit 3 & Word Length Select Receive \(\# 1\) \\
\hline & \[
4
\] & TDSR Mode (DMA) & Transmit Last Data & Flag Detected Status Enable & Bit 4 & Bit 4 & Word Length Select Receive \(\ddagger 2\) \\
\hline & 5 & Rx Frame Discontinue & CLR Rx Status & Loop/ Non-Loop Mode & Bit 5 & Bit 5 & Transmit Abort \\
\hline & 6 & Rx RESET & CLR Tx Status & Go Active on Poll/ Test & Bit 6 & Bit 6 & Abort Extend \\
\hline & 7 & TX RESET & RTS Control & Loop On-Line Control DTR & Bit 7 & Bit 7 & NRZI/NRZ \\
\hline
\end{tabular}

Figure 6. MC6854 ADLC Internal Register Details

Table 1. Data Selector Truth Table
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Operation & \(\overline{T \times S T B}\) & DEND & R/W & A & B & 1 Y & 2 Y \\
\hline Normal Operation No DMA Transfer & 1 & x & x & 1 & 1 & A1 & AO \\
\hline DMA Transfer from ADLC to Memory & 0 & 1 & 0 & 0 & 1 & 1 & 0 \\
\hline DMA Transfer from to ADLC & 0 & 1 & 1 & 0 & 1 & 1 & 0 \\
\hline DMA Transfer of Last Byte from Memory to ADLC & 0 & 0 & 0 & 0 & 0 & 4 & 1. \\
\hline DMA Transfer of Last Byte from ALDC to Memory & 0 & 0 & 1 & 0 & 1 & 1 & 0 \\
\hline
\end{tabular}
develop the DMAVMA signal as shown in Figure 8. A timing diagram showing the effect of the DMAVMA signal is given in Figure 7.

SOFTWARE - The flowchart used to generate the software to operate this system is shown in Figure 9 and the software listings are shown in Figures 10 and 11. Figure 10 uses the ADLC in the priority mode while Figure 11 uses the nonpriority mode. The software overhead in this program limits the operation of the data link to about 62 kHz . However, this program is highly instructive in the use of the ADLC/DMAC combination.
The MC6809 has been shown to have definite hardware advantages primarily due to the internal DMA compatible clocks; however, the software advantages are are also quite
impressive. The use of the Direct Page Register allows significant reductions in the amount of object code that must be generated. The Direct Page Register is an 8-bit register that forms the upper byte of a 16 -bit address instead of assuming the upper byte is \(\$ 00\) when a direct instruction is executed.

The two programs contained in Figures 10 and 11 show the use of the ADLC in the priority and non-priority modes, respectively. The priority mode program requires 660 bytes of code without the Direct Page Register. However, 43 bytes of code were saved when the scratch RAM was moved from \(\$ 0000\) to \(\$ B F 10\). The Direct Page Register was set to \(\$ B F\) so that the scratch RAM and peripherals could all be addressed with direct instructions. The non-priority mode, which originally required 718 bytes of code, was reduced by 36 bytes when the Direct Page Register was used.

By setting the Direct Page Register to \$BF, one byte of code will be saved each time locations \$BF00 to \$BFFF are accessed. An extended instruction takes three bytes of code as opposed to two for direct. For programs that must operate on real time events, this also has the advantage of executing a memory access in one less clock cycle. The program operating this system limits the serial transmission rate due to software overhead. By reducing this overhead, the hardware can operate faster.
Another advantage is position independency. Conditional branches of \(\pm 32768\) bytes can be executed. This covers the entire memory address space available to the MC6809. Since branches are program counter relative, this makes them independent of where the program originates. MC6800


Figure 7. Three-State Steal DMA Timing


Figure 8. \(\overline{\text { DMAVMA }}\) Generation Circuit
branches being \(\pm 128\) bytes must be used to branch to jump statements for moves of greater than 128 bytes. A long branch to subroutine instruction also enables \(\pm 32 \mathrm{~K}\) branches which are also program counter relative. When a program is completely position independent, the code can be placed anywhere in the memory space and work. MC6800 programs cannot be made position independent unless they
are written in the first 256 memory locations. Therefore, the MC6809 offers the convenience of position-independent ROMs.

\section*{SYSTEM SCHEMATIC}

Figure 12 is the schematic for the intelligent terminal.


Figure 9. Flowchart of DMA-ADLC Program (Sheet 1 of 9)


Figure 9. Flowchart of DMA-ADLC Program (Sheet 2 of 9)


Figure 9. Flowchart of DMA-ADLC Program (Sheet 3 of 9)


Figure 9. Flowchart of DMA-ADLC Program (Sheet 4 of 9)


Figure 9. Flowchart of DMA-ADLC Program (Sheet 5 of 9)


Figure 9. Flowchart of DMA-ADLC Program (Sheet 6 of 9)


Figure 9. Flowchart of DMA-ADLC Program (Sheet 7 of 9)


Figure 9. Flowchart of DMA-ADLC Program (Sheet 8 of 9 )


Figure 9. Flowchart of DMA-ADLC program (Sheet 9 of 9)


Figure 10. Priority Mode Program Listing (Sheet 1 of 11)
```

PAGE OO2 DMAADLC .SA:1 DMAADL

```


```

ANLC. STATUS 1 IMAGF, LOC ต0 A INCKTL FC S(a) ARLC STAT'JS 2 IMACE: LOC $\square$ anlc status 2 Imace. Loc

```

```

PAGE Ø04 DMAADLC .SA:1 DMAADL
00105 *WAIT IS A LOOP THAT WOULD BE THE NORMAL OPERATIOAL
0日107 *OF THE SYSTEM

| 00110A | A658 | 12 |  |  | WAIT | NOP |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| g0111A | A059 | 12 |  |  |  | NOP |  |
| 00112 A | A65A | 96 | 10 | A |  | LDAA | Status |
| 00113A | A85C | 2E | 64 | Aの62 |  | BGT | SOFT |
| 00114 A | A65E | 12 |  |  |  | NOP |  |
| 60115A | A 55 | 12 |  |  |  | NOP |  |
| Ø0.116A | Ab60 | 20 | F6 | A058 |  | BRA | WAIT |

00118 *SOFT WOULD BE AN AREA WHERE PROBLFMS THAT
\emptyset0119 *HAVE OCCURRED SUCH AS A LOSS OF CARRIER (DCD)
g9120
00121
00122

```


Figure 10. Priority Mode Program Listing (Sheet 4 of 11)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline PAGE & 005 & \multirow[t]{2}{*}{DMAADLC} & C． & A： 1 D & \multicolumn{4}{|l|}{DMAADL} \\
\hline 00127 & & & & & \multicolumn{4}{|l|}{＊INTERUPTS} \\
\hline 00129 & & & & & \multicolumn{4}{|l|}{＊HARDWARE INTERUPT IS THE AREA OF THE PROGRAM} \\
\hline 00130 & & & & & \multicolumn{4}{|l|}{＊THAT SERVICES THE ADLC AND THE DMA ONCE TRANSFERS} \\
\hline 00131 & & & & & \multicolumn{4}{|l|}{\multirow[t]{2}{*}{＊HAVE BEEN STARTED．IF A SYSTEM WOULD NOT USE IRQ}} \\
\hline 06132 & & & & & ＊OR NMI & & & \\
\hline 90133 & & & & & \multicolumn{4}{|l|}{＊TO SERVE THIS FUNCTION．} \\
\hline 96136A & A066 & 96 & 50 & A & HRDINT & LDAA & CNTRLの & IS IT FROM DMA \\
\hline Ø日137A & A068 & 2B & 05 & A 06 F & & BMI & HI RQ2 & YES－BRANCH \\
\hline 90138A & Aの6A & 96 & 00 & A & & LDAA & STATSl & IS IRQ FROM ADLC \\
\hline 90139A & Aø6C & 2 B & 84 & A872 & & BMI & HIRQ1 & YES－BRANCH \\
\hline の日140A & A06E & 3B & & & & RTI & & NO－RETURN FROM IRQ \\
\hline 00142 & & & & & \multicolumn{4}{|l|}{} \\
\hline 00143 & & & & & \multicolumn{4}{|l|}{＊IF OTHER PERIPHERIALS WERE ENABLED FOR IRQ
＊THEY IN TURN WOULD BE POLLED FOR IRQ} \\
\hline g0145A & A06F & 16 & ø日AF & Al21 & \multirow[t]{3}{*}{HIRQ2
HIRQ1} & LBRA & \multicolumn{2}{|l|}{HIRQO2} \\
\hline 90146A & Aø 72 & \(97 \quad 29\) & 29 & & & STAA & \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { SRIIMG } \\
& \# \$ 1 \varnothing
\end{aligned}
\]} & SAVE ADLC STATUS \\
\hline Ø0147A & Aø74 & 8A & 10 & A & & ORAA & & KEEP IRQ MASKER \\
\hline g0148A & A076 & 1 F & 8A & & A HIRQl & TAP & \multirow[t]{2}{*}{RDATA} & ACC A TO CCR \\
\hline øø149A & Aด78 & 25 & 68 & A＠E2 & & BCS & & BRANCH IF RXFIFO NEEDS SERVICE \\
\hline 00150A & A07A & 29 & 74 & AGF® & & BVS & RSTAT2 & BRANCH IF STATUS REG 2 NEEDS SER \\
\hline Ø日151A & A 07 C & 2B & 22 & AØA® & & BMI & RFLAG & BRANCH IF RXFLAG DETECTED \\
\hline 90152A & A07E & 96 & 29 & & \multirow[t]{2}{*}{A HIRQIA} & LDAA & \multirow[t]{2}{*}{SRIIMG} & \multirow[t]{2}{*}{RELOAD STATUS \＃l CONTENTS TO ACC} \\
\hline \(0 \emptyset 153 \mathrm{~A}\) & Aの8® & 49 & & & & ROLA & & \\
\hline 06154 A & A081 & 2 B & 97 & A98A & & BMI & \multirow[t]{2}{*}{TXLOAD} & \multirow[t]{2}{*}{TRANSMIT DATA REG AVAIL} \\
\hline 90155A & A083 & 49 & & & & ROLA & & \\
\hline gal 06 A & A084 & 2B & 85 & Aø8B & & BMI & \multirow[t]{2}{*}{TXUNDR} & \multirow[t]{2}{*}{TRANSMITTER UNDERFLOW} \\
\hline 00157 A & Aø86 & 49 & & & & ROLA & & \\
\hline 90158A & A087 & 2B & QA & A993 & & BMI & \multirow[t]{2}{*}{CTSERR} & \multirow[t]{2}{*}{CLFAR TO SEND LOST} \\
\hline 60159A & Aの89 & 3B & & & & RTI & & \\
\hline 00160A & A98A & 3F & & & TXLOAD & SWI & \multirow{3}{*}{status} & \multirow[t]{2}{*}{} \\
\hline 90151A & Aø8B & 95 & 10 & A & \multirow[t]{2}{*}{TXUNDR
＊IN STA} & LDAA & & \\
\hline 00162 & & & & & & TUS & & SET BIT OF TX UNDERRUN \\
\hline ø0163A & A98D & 8A & 40 & A & A & ORAA & \multicolumn{2}{|l|}{\＃ 540} \\
\hline の日164A & A08F & 971 & 10 & A & & StAA & \multicolumn{2}{|l|}{Status} \\
\hline Q 0155 A & A091 & 20 & 96 & A¢99 & & BRA & CLRTXS & \\
\hline 90166A & A093 & 96 & 10 & A & \multirow[t]{2}{*}{A CTSERR} & LDAA & \multicolumn{2}{|l|}{Status} \\
\hline 90167A & A995 & 8A & 29 & A & & ORAA & \multicolumn{2}{|l|}{\＃\＄20} \\
\hline Q0168A & A097 & 97 & 10 & A & \multirow[b]{4}{*}{A CLRTXS} & STAA & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{CR2IMG}} \\
\hline 90159A & Aด99 & 96 & 26 & A & & LDAA & & \\
\hline 60176A & A 9 9B & 8A & 49 & A & & ORAA & \＃\({ }^{\text {4 }}\) ¢ & \\
\hline Øø171A & A 9 9D & 97 & 01 & A & & STAA & \multicolumn{2}{|l|}{ADLCR2} \\
\hline 90172 A & Aø9F & 3B & & & & RTI & & \multirow[b]{4}{*}{TEST IF IN RX FRAME NO－RRANCH－1ST FLAG TURV OFF RECV DMA OPERATION} \\
\hline 09173 A & ADAB & 9612 & 12 & & \multirow[t]{6}{*}{A RFLAG} & LDAA & RXFRAM & \\
\hline Q6174A & AのA2 & 2 A & 31 & AMD5 & & BPL & \multirow[t]{2}{*}{RFLAG1
RDMAOF} & \\
\hline 60175A & A日A4 & 17 & maxa & Al4F & & LPSR & & \\
\hline 90176A & AのA7 & DS 2 & 26 & A & & LDAB & \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { CR2IMG } \\
& \# \$ 20
\end{aligned}
\]} & NO－RRANCH－1ST FLAG TURV OFF RECV DMA OPERATION CLEAR THE RX STATUS \\
\hline 66177 A & ADA9 & CA 2 & 20 & A & & ORAR & & CLEAR THE RX STATUS \\
\hline 06178 A & AaAB & D7 0 & 01 & A & & STAB & \multirow[t]{2}{*}{ADLCR2．} & \\
\hline 60179A & AMAD & 12 & & & & NOP & & GIVE IT TIME TO DO IT \\
\hline
\end{tabular}

Figure 10．Priority Mode Program Listing（Sheet 5 of 11）
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline PAGE & 906 & \multicolumn{3}{|l|}{DMAADLC． \(\mathrm{SA}: 1\)} & \multicolumn{3}{|l|}{DMAADL} & \\
\hline 90180A & AgAE & 95 & 01 & A & & LDAA & STATS2 & YES－CHECK IF FRAME VALID \\
\hline 00181 A & ADBD & 97 & 2A & A & & STAA & SR2IMG & SAVE IN IMAGE． \\
\hline の日182A & A日B2 & 8A & 10 & A & & ORAA & \＃\＄10 & \\
\hline øø183A & A \({ }^{\text {b }} 4\) & 1 F & 8A & & & TAP & & \\
\hline 90184A & A0B6 & 28 & 42 & AGFA & & BVC & RSTAT3 & BRANCH IF NOT VALID \\
\hline Øø185A & Aөb8 & D6 & 1 E & A & & LDAB & CONTRL & INC CONTROL NR COUNT \\
\hline Øø186A & A \(\square^{\text {BA }}\) & C4 & Eø & A & & ANDB & \＃ \(\mathrm{E}^{\text {E }}\) ¢ & CLEAR IF 7 AND INC TO 1 \\
\hline の日187A & \(A \emptyset B C\) & Cl & E® & A & & CMPB & \＃SEの & IS IT 7 Ye＇r \\
\hline Øø188A & AbBE & 27 & DF & A®CF & & BEQ & RFLAG 3 & NO－BRANCH \\
\hline  & АのСС & D6 & 1 E & A & & LDAB & CONTRL & YES－CLEAR NR COUNT TO ZERO \\
\hline －0190A & AดC2 & C \(\varnothing\) & E® & A & & SUBB &  & \\
\hline Ø0191A & ADC4 & CB & 29 & A & RFLAG 4 & ADDB & \＃ 2 \(^{\text {a }}\) & INC NR COUNT \\
\hline Ø0192A & AøC6 & D7 & 1 E & A & & STAB & CONTRL & \\
\hline Ø0193A & АดС8 & 17 & 9181 & A24C & & LBSR & GETLST & \\
\hline 00194 A & \(A \emptyset C B\) & 17 & 90.7 & A175 & & LBSR & RXEND & GO PREPARE FOR NEXT FRAME \\
\hline Ø0195A & AøCE & 3B & & & RFLAG9 & RTI & & \\
\hline Ø日196A & AøCF & D6 & 1E & A & RFLAG3 & LDAB & CONTRL & \\
\hline Ø0197A & AnD1 & Cø & Eø & A & & SUBB & \＃ SE \(^{\text {c }}\) & \\
\hline Øロ198A & A＠D3 & \(2 \emptyset\) & EF & A®C4 & & BRA & RFLAG 4 & \\
\hline の日200A & AQD5 & 96 & 12 & A & RFLAG1 & LDAA & RXFRAM & CHECK IF \(15 T\) FLG BIT SET \\
\hline 00201 A & A0D7 & 8A & 08 & A & & ORAA & \＃S08 & \\
\hline Ø6202A & AøD9 & 97 & 12 & A & & STAA & RXFRAM & \\
\hline 00203 A & AøDB & 96 & 25 & A & & LDAA & CR2IMG & \\
\hline 06204 A & A \(\cap\) DD & 8A & 29 & A． & & ORAA & \＃ \(2^{\text {20 }}\) & CLEAR RX STATUS \\
\hline 00205A & A＠DF & 97 & 01 & A & & STAA & ADLCR2 & \\
\hline Ø0206A & AQEl & 3B & & & & RTI & & \\
\hline D0207A & A＠E2 & D6 & 02 & A & RDAta & LDAB & RXFIFO & GO GET AVAILABLE DATA \\
\hline の日208A & AbE4 & 96 & 12 & A & & LDAA & RXFRAM & \\
\hline －0209A & A日E6 & D7 & 2B & A & & STAB & INCRTL & SAVE CONTROL BYTE \\
\hline 00210 A & A＠E8 & 8A & 84 & A & & ORAA & \＃\＄84 & DECLARE INFRAME STATUS \\
\hline Ø0211A & A日EA & 97 & 12 & A & & STAA & RXFRAM & \\
\hline Ø6212A & AøEC & 17 & ๑ロE6 & Ald 5 & & LBSR & RDMAON & TURN ON RECV DMA MODE \\
\hline Ø日213A & AøEF & 3B & & & RDATA9 & RTI & & \\
\hline 00215 & & & & & ＊READS & STATU & REG 2．OF & ADLC AND CHECKS FOR ERRORS \\
\hline 00216 & & & & & ＊OR IF & RECEI & （I）FRAME & WAS VALID． \\
\hline 06218 A & A＠F® & 96 & 01 & A & RSTAT2 & LDAA & STATS2 & GETS STATUS 2 FROM ADLC \\
\hline Q6219A & A 0 F2 & 97 & 2A & A & & STAA & SR2IMG & \\
\hline Ø022のA & A日F4 & 8A & 10 & A & & ORAA & \＃\＄10 & \\
\hline Q D221A & AดF6 & 1F & 8A & & & TAP & & \\
\hline 00222 A & A9E8 & 25 & 10 & Ala \({ }^{\text {a }}\) & & RCS & ADDCK & RRANCH IF ADDRESS PRESENT \\
\hline Q6223A & A日FA & 27 & 11 & Alad & RSTAT3 & BE？ & RIDLE & RRANCH IF IDLE DFTECTED \\
\hline Q0224A & AOFC & 2 B & 13 & All1 & & BMI & ABORT & BRANCH IF ABORT DETECTED \\
\hline ¢0225A & AgFe & 96 & 2A & A & & LDAA & SR2 IMG & \\
\hline \(06225 A\) & Alのø & 49 & & & & ROLA & & \\
\hline Q6227A & Al 01 & 2B & 1 A & A11D & & BMI & OVRUM & RECEIVER OVERRUN ERROR \\
\hline Q日228A & Al＠ 3 & 49 & & & & ROLA & & \\
\hline 日日229A & Ala4 & 2B & 13 & Al19 & & BMI & DCDFRR & DATA CARRIER LOST \\
\hline Q623日A & Al䄸 & 49 & & & & ROLA & & \\
\hline Q 0231 A & Al 67 & 2B & ac & Al \(15^{\circ}\) & & BMI & FCSERR & FRAIAE CHECK SEOUENCE ERROR \\
\hline 00232 A & Alag & 3B & & & & R＇rI & & \\
\hline 0¢233A & Alfa & 3 D & 23 & A12F & ADDCK & BSR & CKADD & SEE IF THIS IS OUR ADDRESS \\
\hline 00234 A & Al \({ }^{\text {¢ }} \mathrm{C}\) & 3B & & & & RTI & & \\
\hline
\end{tabular}

Figure 10．Priority Mode Program Listing（Sheet 6 of 11）


Figure 10. Priority Mode Program Listing (Sheet 7 of 11)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline PAGE & のø8 & DMAADLC & ．\(S\) A 11 & DMAADL & & & & \\
\hline の0289A & A14A & D7 12 & A & & STAB & RXFRAM & SET ADD BIT IN RXFRAM & \\
\hline 00290A & A14C & \(35 \quad 4\) & & CKADD 9 & PULB & & & \\
\hline の日291A & Al4E & 39 & & & RTS & & & \\
\hline 00293 & & & & ＊THIS & SUBROUT & NE TURNS & OFF DMA CHAN 1 ENABLE & E AND \\
\hline 06294 & & & & ＊ADLC & RECEIVE & MODE OF & OPERATION． & \\
\hline øø295A & Al4F & 34 ¢2 & & RDMAOF & PSHA & & & \\
\hline の0296A & Al 51 & \(95 \quad 25\) & A & & LDAA & CRIIMG & GET IMAGE OF CRI & \\
\hline 00297A & A153 & 80 98 & A & & SUBA & \＃\＄08 & DISABLE RX DMA MODE I & IN ADLC \\
\hline 0． 0298 A & Al 55 & 9725 & A & & STAA & CRIIMG & & \\
\hline －0299A & A157 & 97 96 & A & & STAA & ADLCR1 & & \\
\hline 90300A & A159 & \(95 \quad 54\) & A & & LDAA & DMAPCR & FETCH DMA PCR DATA & \\
\hline 00301A & Al5B & 80． 02 & A & & SUBA & \＃\＄ø2 & RESET CHAN 1 ENABLE B & BIT \\
\hline 00302 A & Al5D & 9754 & A & & STAA & DMAPCR & & \\
\hline g0303A & A15F & \(35 \quad 02\) & & & PULA & & & \\
\hline Ø0304A & Al61 & & & & RTS & & & \\
\hline 00306 & & & & ＊TURNS & OFF TX & DMA MODE & IN ADLC AND DMA CHAN & \\
\hline 00307 & & & & ＊IS DIS & SABLED & & & \\
\hline ø0308A & Alf2 & 34 Ø2 & & TDMAOF & PSHA & & & \\
\hline øø309A & Al64 & 9525 & A & & LDAA & CRIIMG & & \\
\hline の日310 A & Al66 & 8010 & A & & SUBA & \＃\＄10 & RESET TXDMA BIT IN CR & \\
\hline 90311A & Al 68 & 9725 & A & & STAA & CR1IMG & & \\
\hline Q0312A & Al6A & 97 －1 & A & & STAA & ADLCR1 & DO IT & \\
\hline 06313A & Al6C & \(95 \quad 54\) & A & & LIAA & DMAPCR & GE＇f PCR CONTENTS & \\
\hline 00314A & Alfe & 80 91 & A & & SUBA & \＃\＄01 & RESET CHAN \＃® ENABLE & BIT \\
\hline 00315 A & Al70 & 9754 & A & & STAA & DMAPCR & DO IT & \\
\hline g0316A & Al 72 & 35 02 & & & PULA & & & \\
\hline 00317A & A174 & & & & RTS & & & \\
\hline \[
00319
\] & & & & ＊＇THIS & Routine & LOADS TH & E ALTERNATE RXBUFFER A & \\
\hline 00320 & & & & ＊INTO & THE DMA & clears & THE IN FRAME BIT，AND & SETS \\
\hline 00321 & & & & ＊THE PO & OINTER & O the ne & XT RXBUFFER AREA TO BE & E LOADED \\
\hline 00322 & & & & ＊InTO & THE DMA & & & \\
\hline 00324 A & Al75 & \(34 \quad 12\) & & RXEND & PSHA & & & \\
\hline ¢0325A & Al77 & 9612 & A & & LDAA & RXFRAM & & \\
\hline の日325A & Al79 & 8580 & A & & BITA & \＃\＄8の & TEST IF IN FRAME & \\
\hline 00327A & Al7B & 2716 & A193 & & BEQ & RXEND9 & NO－BRANCH－LEAVE ROUTI & INE \\
\hline 00328A & A17D & 8085 & A & & SUBA & \＃\＄86 & YES－CLEAR IN FRAME BI & IT \＆ADD \＆ \\
\hline 00329A & Al7e & 85 91 & A & & BITA & \＃\({ }^{\text {＠}} 1\) & TEST HI OR LO ADDRESS & S NEXT \\
\hline 06339 A & A1 81 & 278 & Al8B & & REQ & RXEND1 & BRANCH TO LOAD LOW AD & \\
\hline －6331A & A183 & 80.01 & A & & SUBA & \＃\＄ 11 & RESET ADD START BIT I & IN RXFRAM \\
\hline の6332A & Al 85 & 9E 17 & A & & LDX & RXBIJF1 & LOAD HIGH ADDRESS & \\
\hline の日333A & A187 & 9F 44 & A & & STX & ADRG1 1 H & & \\
\hline ¢ ¢ 334 A & A189 & 20 の6 & A191 & & BRA & RXEND？ & & \\
\hline Q日335A & A Al8B & 8B M1 & A & RXENDI & adda & \＃\＄01 & & \\
\hline － 0335 A． & A Al 18 D & 9E 19 & A & & L．DX & RXBUF2． & LOAD LOW ADDRESS & \\
\hline 00337 A & Al8F & 9 F 44 & \(\wedge\) & & STX & ADRGIH & & \\
\hline 00338 A & Al 91 & 9712 & \(\wedge\) & RXEND2． & STAA & RXFRAM & & \\
\hline Q6339A & A193 & \(35 \quad 2\) & & RXEND9 & pULA & & & \\
\hline
\end{tabular}

Figure 10．Priority Mode Program Listing（Sheet 8 of 11）



Figure 10. Priority Mode Program Listing (Sheet 10 of 11)


Figure 10. Priority Mode Program Listing (Sheet 11 of 11)


Figure 11. Non-Priority Mode Program Listing (Sheet 1 of 12)

\section*{PAGE Øø2 NOPRIORT．SA：1 NOPRI}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline のøの53A & BF23 & の0 & A & DMAMIM & FCB & \＄øø & DMA & CHAN 9 C & CONTROL & REG & IMAGE \\
\hline 90054A & BF24 & 00 & A & DMAIIM & FCB & sの日 & DMA & CHAN 1 C & CONTROL & REG & IMAGE \\
\hline D0055A & BF25 & 日ค & A & CRIIMG & FCB & \＄0． & ADLC & CONTROL & REG & IMAG & \\
\hline 00056A & BF26 & ดल & A & CR2IMG & FCB & \＄00 & ADLC & CONTROL & REG & IMAG & \\
\hline 00057A & BF27 & øด & A & CR3IMG & FCB & S¢0 & ADLC & CONTROL & REG 3 & IMAG & \\
\hline 90058A & BF28 & ดด & A & CR4IMC & FCB & \＄00 & ADLC & CONTROL & REG 4 & IMAG & \\
\hline O日0 59A & BF29 & のø & A & SRIIMG & FCB & \＄00 & ADLC & Status & 1 IMAGE & LOC & \\
\hline 00060 A & BF2A & an & A & SR2IMG & FCB & \＄00 & ADLC & status & 2 IMAGE & LOC & \\
\hline の0061A & BF2B & の0 & A & INCR＇TL & FCB & \＄00 & & & & & \\
\hline －0062A & BF2C & のø & A & SR1IM2 & FCB & の日 & SAFE & TY STATS & 1 CHECK & & \\
\hline O日053A & BF 2D & の000 & A & SCRTCH & FDB & \＄ขのロの & & & & & \\
\hline
\end{tabular}

Figure 11．Non－Priority Mode Program Listing（Sheet 2 of 12）
```

PAGE Ø\emptyset3 NOPRIORT.SA:1 NOPRI
0\emptyset\emptyset66A A\emptyset\emptyset\emptyset
00067
ロロ68A A\emptyset\emptyset\emptyset 86
Ø0\emptyset69A A\emptyset\emptyset2 1F
\emptyset\emptyset70A A\emptyset\emptyset4 BE
\emptyset\emptyset\emptyset71A A\emptyset\emptyset7 BF
00072A A\emptyset\emptysetA lØCE
0日73A A0日E 1A 1月
00074A Aด10 86
00\emptyset75A A\emptyset12 97
0077A A\emptyset15 9E
00078A A018 9F
g\emptyset079A A\emptysetlA 9E
\emptyset\emptyset\emptyset8\emptysetA A\emptysetlC 9F
\emptyset\emptyset\emptyset81A A\emptyset1E 8E
00082A A021 9F
0083A A023 8F
0日083A A023 86
\emptyset\emptyset\emptyset84A A\emptyset25 97
\emptyset\emptyset085A A\emptyset27 86
00086A Aด29 97
0087A A02B 86
00088A A02D 97
\emptyset\emptyset\emptyset89A A02F C6
00090A A031 D7 \
0ด091A AQ33 D7 2,
0ด092A A035 5F
00093
00094A A036 D7
00095A AC38 D7
\emptyset\emptyset996A Аด3A 86
00097A A\emptyset3C 97
0099* A
ด\emptyset\emptyset98A Aด3E 97
0010ด
00101A A042 D7
001@2A A044 D7
0\emptyset1ด3A Aด46
0\emptyset104A A\emptyset46 17
00104A A049 96
0106A Ag4D 8A
0@107A A\emptyset4F 97
gดl08A A051 97
GGl@9A AC53 1C

```


Figure 11．Non－Priority Mode Program Listing（Sheet 3 of 12）


Figure 11. Non-Priority Mode Program Listing (Sheet 4 of 12)
```

PAGE ด@5 NOPRIORT.SA:1 NOPRI
00134
*INTERUPTS
00136
00137
g0138
0013
00140
00141
00142

| $0 \emptyset 145 A$ | A065 | 96 | 50 | A | HRDINT | LDAA | CNTRLの | IS IT FROM | DMA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $0 \emptyset 146$ A | A＠ 67 | 2B | 65 | A 66 E |  | BMI | HIR＠2 | YES－BRANCH |  |
| $00147 A$ | AØ69 | 96 | 00 | A |  | LDAA | STATS1 | IS IRQ FROM | ADLC |
| $0 \emptyset 148 A$ | AØ6B | 2B | $\emptyset 6$ | Aด73 |  | BMI | HIRQ1 | YES－BRANCH |  |
| Øロ149A | AØ6D | 3B |  |  |  | RTI |  | NO－RETURN F | ROM IRQ |

00151
*IF OTHER PERIPHERIALS WFRE ENABLED FOR IRQ
Ø\emptyset152 *THEY IN TURN WOULD BE POLLED FOR IRQ
00154A A96E 16
\emptyset\emptyset155A A\emptyset71 97
90156A A@73 97
\emptyset0157A A075 96
\emptyset\emptyset158A A\emptyset77 49
\emptysetQ159A A\emptyset78 49
0日l5\emptysetA A\emptyset79 2B
00151A A\emptyset7B 49
0\emptyset162A A07C 2B
00163A AD7E 2B
0163A A07E 95
00164A A980 8A
00165A A\emptyset82 1F
00166A Ag\&4. 29
\emptyset\emptyset167A A086 16
\emptyset\emptyset168A A089 3F
\emptyset\emptyset169A A08A 96
00170
\emptyset\emptyset171A A\emptyset8C 8A
Ø0172A A@SE-97
の日173A A@9G 95
\emptyset\emptyset174A Aด92 8ด
\emptyset0175A Aด94 2の
ด0175A A096 95
g@177A A998 8A
\emptyset0178A A\emptyset9A Э7
\emptyset\emptyset179A A09C 96
\emptyset\emptysetl8@A ^ब9E SA
\emptyset\emptyset181A AดAด 97
\emptyset0132A AツA? 2.
0ด184
00185
*HARDWARE INTERUPT IS THE AREA OF THE PROGRAM
*THAT SERVICES THE ADLC AND THE DMA ONCE TRANSFERS
*HAVE BEEN STARTED. IF A SYSTEM WOULD NOT USE IRQ
*OR NMI A POLLING ROUTINE WOULD BE NECESSARY
*TO SERVE THIS FUNCTION. POLLING HOWEVER WOULD
*GREATLY RESTRICT THE MPU DURING TRANSFERS.

```


Figure 11. Non-Priority Mode Program Listing (Sheet 6 of 12)


Figure 11. Non-Priority Mode Program Listing (Sheet 7 of 12)


Figure 11. Non-Priority Mode Program Listing (Sheet 8 of 12)


Figure 11. Non-Priority Mode Program Listing (Sheet 9 of 12)


Figure 11. Non-Priority Mode Program Listing (Sheet 10 of 12)


Figure 11. Non-Priority Mode Program Listing (Sheet 11 of 12)


Figure 11. Non-Priority Mode Program Listing (Sheet 12 of 12)


Figure 12. Intelligent Terminal Schematic Diagram


\title{
AN IEEE-488 BUS INTERFACE USING DMA
}

\author{
By \\ Mike Newman \\ Manager Technical Marketing
}

\section*{INTRODUCTION}

This application note provides information about using the MC6809 processor to form a Talker/Listener IEEE-488 System. An overview of a data transfer operation, the General Purpose Interface Bus (GPIB), and some direct memory access techniques are given for review purposes prior to the actual system implementation.

The Talker/Listener device consists of an MC6809 processor, an MC68488 general purpose interface adapter device, and an MC6844 direct memory access controller. Hardware and software considerations are discussed. The listing of an example program is also given.

\section*{DATA TRANSFER OVERVIEW}

The standard method of transferring data between memory and a peripheral device is to have the transfer controlled by a processor. To perform this transfer, the processor initiates a read instruction which places the data byte in the accumulator of the processor followed by a write instruction completing the transfer. The generalized sequence needed to transfer a data byte between a peripheral device and memory is as follows:
1. The peripheral device alerts the processor when a data byte is to be transferred. The processor recognizes this through either an interrupt sequence or a polling procedure.
2. The processor executes a load instruction to read the data from the peripheral device and loads it into an accumulator, which is used as a temporary holding register.
3. The processor executes a store instruction to write the data from the accumulator into the appropriate memory location.

This sequence shows that at least two software instructions (load and store) are required for each data transfer and that additional software is required to recognize when it is time to transfer each data byte.

In an interrupt driven system, the processor also needs to recognize the interrupt request, complete the current instruction, stack the appropriate internal registers, and enter an interrupt handler routine to determine what course of action is necessary concerning the interrupt.

The MC6809 allows three different types of interrupts, interrupt request ( \(\overline{\mathrm{IRQ}}\) ), fast interrupt request ( \(\overline{\mathrm{FIRQ}}\) ), and non-maskable interrupt (NMI). The entire machine state is saved for IRQ and NMI. This can take up to 20 E clock pulses. The FIRQ is a faster responding interrupt in that only the contents of the condition code register and the program counter are saved. This can take up to 12 E clock pulses. If any other internal registers need to be saved when using \(\overline{\text { FIRQ, }}\), they need to be saved via software.

An alternate to using interrupts is to use a polling procedure to recognize when a data byte is to be transferred. In a polling system, the processor monitors the status of the peripheral device using a software polling routine. This routine normally consists of one or more load instructions, each of which is followed by test instructions (e.g., bit test). If the processor is dedicated to continually monitoring the peripheral device, then a polling procedure provides a faster response than the interrupt driven system. Even though the polling procedure can handle data at a faster rate than the interrupt procedure, it still requires a set of software instructions to handle each data byte. Since many systems do not require extremely high data rates, either of these procedures should be more than adequate.
A direct memory access (DMA) method of operation is required when data needs to be transferred at a high rate (approximately 10 K bytes per second). For example, when a peripheral device is receiving data from a high-speed disk system. This method of operation does not use processor software to perform the transfer; therefore, the maximum data rate is only limited by either the processor system clock or the peripheral device speed. Within the DMA method of operation there are two modes, halt burst and cycle stealing. The advantages and disadvantages of these modes will be discussed later. To use DMA, a processor with special DMA features and a device called a direct memory access controller (DMAC) is needed. Some peripheral devices may have DMA features included; therefore, a separate DMA device is not required. The MC6844 direct memory access controller is a device that is designed to perform the data transfer between memory and a peripheral in the most efficient manner. It does this by automatically performing the necessary \(\mathrm{read} / \mathrm{write}\) sequence and sending the data byte directly from the peripheral device/memory to memory/peripheral. The processor is free to do other things at this time.

To use the DMA method of operation, the controller must first be initialized (direction of data transfer, starting memory location, etc.) by the processor. Then, once a transfer is requested by the peripheral device, the appropriate handshake sequence needs to occur allowing the processor to give up control of the system to the DMAC, remove itself from the bus, and allow the transfer to take place. Once the transfer is complete, the DMAC returns control to the processor and removes itself from the bus. The timing for the handshake between the processor and DMAC and the actual data transfer must be very precise in order to maximize the transfer rate. The MC6809 provides the necessary handshake signals and timing to allow DMA operations to occur with maximum efficiency.

\section*{GENERAL PURPOSE INTERFACE BUS OVERVIEW}

The purpose of the IEEE-488 Standard is to allow the interconnection of programmable instruments with a minimum amount of engineering. The intent is to remove the need for adapters and numerous types of patching cables when different types of instruments are connected together in a system. The IEEE-488 Standard allows system configura-
tions using programmable instruments, calculators, and other types of peripheral devices produced by different manufacturers. The IEEE-488 Standard provides a set of rules for establishing an unambiguous communications link which produces a high degree of compatibility, while maintaining flexibility between independently manufactured products. The standard defines a special bus structure known as the general purpose interface bus (GPIB). Any device meeting the specifications described in the standard is directly compatible with the GPIB without the need for an adapter. The GPIB can be thought of as the communications link between two or more instruments, as shown in Figure 1. The devices on the bus are considered to be either listeners, talkers, or controllers. Listeners receive data from talkers or controllers; talkers send data to listeners; controllers control and synchronize the devices on the bus.
This communications link is a parallel bus in contrast to the serial links commonly associated with most other types of data commuications. Bit-parallel, byte-serial format is used for communications on the GPIB. Bit-parallel refers to a set of concurrent data bits being transmitted simultaneously, and the byte-serial refers to consecutive bytes being carried over the data link in a serial fashion. The GPIB consists of 16 transmission lines which are categorized into:
1. eight data bus lines
2. three data byte transfer control or handshake lines
3. five general interface management lines.

The eight data bus lines are used to transfer data from talkers to listeners. They are also used to transfer interface messages from a controller (when used) to various devices. All transfers are asynchronous and occur according to the three-wire handshake. This handshake synchronizes the talker readiness to transmit data with the listeners readiness to receive data.
At any point in time, an individual device on the GPIB is either idle, monitoring the activity on the bus, a talker sending data to listeners, a listener receiving data from the talker, or a controller controlling the activity of the bus.

A minimum system may consist of just one talker and one listener. For example, a dedicated voltmeter could be outputting data to a dedicated printer. In such a system it is necessary for the two devices to have interfacing options that allow local messages to assign them as either a talker or a listener. This assignment is most likely made at power-up and does not change thereafter.
Many devices are both talkers and listeners. A programmable multimeter, for instance, is a listener when receiving its programmed instructions and a talker when sending its data to another device such as a printer or disk. There can be many listeners at one time, but only one talker.
Controllers are used in systems where it is desirable to be able to change the functions of devices that can be both talkers and listeners. The word controller in the context of the IEEE-488 Standard refers to a special device that connects to the GPIB. It is a complete unit in itself and directs the flow of data by assigning devices to be either listeners or talkers. It can also interrupt data flow and command specific


Figure 1. IEEE-488 Bus System
actions to be taken within the devices. The word controller does not refer to a processor on the instrument side of the GPIB.
The controller alters activity on the bus by sending interface messages. The active controller is the only device capable of sending interface messages. It does this in one of two ways:
1. Uniline Messages - The controller can send a message over any one of the five general interface management lines.
2. Multiline Messages - The controller can send a message over the eight data bus lines. It does this by asserting the attention (ATN) general interface management line signifying to all devices on the bus that the eight bus lines contain a multiline message rather than data.

These messages are interface commands which do not interact directly with the measurement process of an instrument. They interact only with the interface logic within connected devices. The primary purpose of these messages is to carry out the proper protocol in setting up, maintaining, and terminating an orderly flow of device dependent messages. (Device dependent messages refer to the information being sent by the addressed talker device to the addressed listener devices and not the messages used to control the interface.) The multiline and uniline messages are used to address devices to be talkers or listeners, to tell a device to ignore or not ignore front panel settings, to inquire about any problems the device has, to reset the interface circuitry, to begin making a measurement, etc.
Addresses are assigned to each device so it can respond to addressed commands. Using this address, the controller can pick out a specific device and instruct it to be either a talker or listener. The controller does not assign addresses; this must come from some external means such as a set of switches attached to the device or a subroutine resident in the software controlling the device. The address is placed in the GPIB interface for the device during an initialization sequence. Once resident in the interface circuitry, the device can respond to addressed commands. The address is a 15 -bit digital number that allows the controller to talk to a particular device.
A talker sends a data byte over the GPIB to a listener or listeners using an asynchronous three-wire handshake. The transfer begins when the talker asserts data available ( \(\overline{\mathrm{DAV}}\) ) and is completed when the slowest listener accepts the data byte by asserting data accepted (DAC). The third handshake line, ready for data (RFD), is used to let the talker know that the listeners are ready for data. There are actually four states in a data transfer.
1. The talker generates a new byte.
2. The states of the data bus signal lines settle.
3. The listeners accept the data.
4. The listeners become ready for the next byte.

Since there can be many listeners (maximum of 14; 14 listeners plus one talker for 15 devices maximum), it is possi-
ble to have some that respond very quickly (e.g., a disk) and some that respond slowly (e.g., a teletype) to the same data byte. In this case, the overall speed of transmission over the bus is governed by, and cannot exceed the response rate of the slowest active listener.
The following example is given to demonstrate the command structure of the GPIB bus and how this relates to the internal processor system of a device. In this example, a device assigned a GPIB address of 3 is to send a block of data using DMA to a device assigned a GPIB address of 1 . One procedure for establishing this link is as follows:
1. Once connected to the system (other devices may also be connected to this system), the power to each device is turned on. The unique GPIB address for each device is placed in its respective general purpose interface adapter(MC68488) during a power-on initialization sequence by the processor along with other appropriate initialization procedures.
2. The GPIB controller takes control of the bus by asserting \(\overline{\text { ATN }}\) and, with the appropriate interface commands, clears all devices on the bus. Remember that the GPIB controller only talks to the general purpose interface adapter (MC68488) and not directly to the device processor. It is up to the MC68488 to alert the processor through either a polling or an interrupt routine when the processor needs to take action.
3. The GPIB controller makes device 3 a listener and sends it information concerning the upcoming DMA block transfer. The MC68488 interprets these bytes as data and flags the processor on a per byte basis. The processor software interprets these data bytes as device dependent messages. These messages provide information such as the precise data to be sent, the format of the data, mode of processor transfer - DMA or nonDMA, etc.
4. The GPIB controller clears device 3 and makes device 1 a listener. Step 3 is repeated to device 1 ; however, in this case the information pertains to device 1 as the recipient of the block of data.
5. The GPIB controller leaves device 1 in the listen mode and assigns device 3 to be a talker. The GPIB controller now releases control of the GPIB, by negating \(\overline{\text { ATN }}\) allowing the data transfer to take place.
6. The talker now sends the data in a byte-per-byte sequence to the listener. Each byte is accepted by the listener according to the asynchronous handshake.
7. When the last byte is sent, the talker alerts both the listeners and the controller that the next byte is the last byte of the data block by asserting the EOI general interface management line. The end of a data string can also be indicated by a special sequence of data characters (e.g., carriage return followed by line feed) which are interpreted in software.
8. The GPIB controller can now reconfigure the bus for the next data transfer.

\section*{DIRECT MEMORY ACCESS MODES OF OPERATION}

The MC6844 (DMAC) is capable of three modes of DMA transfer, they are: three-state cycle steal, halt cycle steal, and halt burst. Only the halt burst and three-state cycle steal modes were considered for this system controller since the MC6809 can handle these modes efficiently. The characteristics of these modes are:

Halt Burst Mode - In this mode, the processor is halted and removed from the bus (the appropriate output lines placed in the high-impedance state) while a block of data is transferred between memory and the GPIB. The DMAC manages the control lines (e.g., \(\mathrm{R} / \overline{\mathrm{W}}\), address lines, etc.) and keeps track of how many bytes have been transferred, returning control to the processor when the last byte has been sent. Therefore, if the DMAC has been programmed for a 16 K byte transfer, the processor is removed from the bus at the beginning of the transfer and is not brought back on the bus until all 16 K bytes have been transferred. This mode of operation provides the direct memory access system with the highest data transfer rate capability; however, even though the DMAC can operate at this high data transfer rate, the actual transfer rate cannot exceed the rate at which the GPIA can issue request.
The main advantage of the halt burst mode is the high data transfer capabilities. The main disadvantage is that the processor is halted during the entire transfer.

Three-State Cycle Steal - In this mode, the processor is neither halted nor removed from the bus for any extended length of time. Rather, the operations of the processor are temporarily suspended and the processor removed from the bus (the appropriate output lines are placed in the high-impedance state) while the DMAC transfers one byte of data. At the end of this transfer, control is given back to the processor. If a block of data is being transferred, the processor is placed back on the bus between each transfer for at least one processor clock cycle. This method of direct memory access operation is slower than the halt burst mode, but does not cause the processor to relinquish control of the bus for long periods of time.
The MC68488 GPIA cannot issue direct memory access transfer requests at a high enough rate to take advantage of the high data transfer rate capabilities of the halt burst mode. This is due to the inherent functionality of the GPIA and the IEEE- 488 bus. The GPIA must acknowledge each data byte on the bus before it can issue the next transfer request. This can take up to seven processor clock cycles. In addition, the data on the GPIB is transferred in an asynchronous fashion and cannot be transferred at a rate faster than it can be accepted by the slowest listening device. In many applications the data rate on the bus can be very slow; and as a result, the transfer requests being issued to the DMAC for the device in question could be occurring at a rate considerably slower than one every seven processor clock cycles. If the halt burst
mode were used, the MC6809 would be inactive during the non-DMA time that the DMAC is waiting for a transfer request from the GPIA. To take advantage of the non-DMA time and allow the MC6809 to do processing during this time, the three-state cycle steal mode of operation was chosen. Now the processor can be brought back on the bus to perform tasks in between DMA transfers.

\section*{SYSTEM OVERVIEW}

The DMA system given in this application is essentially divided into seven major circuits as shown in Figure 2. The following paragraphs provide a brief description of each of these circuits. A description of how these circuits are interconnected as a working system is also provided.

MC6809 MICROPROCESSOR - The MC6809 is an advanced member of the MC6800 microprocessor family. It has special DMA capabilities that allow highly efficient DMA data transfers. During non-DMA conditions, the MC6809 continues to operate the system. The MC6809 initializes the other circuits in the system (e.g., MC6844, MC68488, and the display). At other times, it can be used to execute special purpose programs.

MC6844 DIRECT MEMORY ACCESS CONTROLLER - The MC6844 requests control of the bus from the MC6809 and issues the appropriate commands (via the R/W line, grant line, and address lines) to perform data transfers. The direct memory access controller never actually receives the data, it directs the flow of the data from one place to the other at the correct time and in the required direction. After the transfer is complete, the MC6844 returns control to the MC6809.

MC68488 GENERAL PURPOSE INTERFACE ADAPTER - The MC68488 provides the interface between the IEEE-488 bus and a processor controlled system. After initialization, the GPIB system controller places the MC68488 in either a talk mode when it is to send data or in a listen mode if it is to receive data.

SYNCHRONIZATION CIRCUITRY - The synchronization circuitry performs two functions: 1) It synchronizes the DMA request signal from the DMAC with the quadrature ( Q ) signal from the MC6809 by ensuring that the DMA request is not presented to the MC6809 DMA/ \(\overline{\text { BREQ }}\) input during the last quarter cycle of the E signal. 2) The end or identify ( \(\overline{\mathrm{EOI}}\) ) line on the general purpose interface byte is used by a talker to indicate to the listeners that the next data byte received is the last byte of a block. In this system, this line is applied to the synchronization circuitry to disable DMA transfer requests to the MC6809. The EOI input to the synchronization circuitry is used only when DMA transfers are being made from the GPIA to memory.


Figure 2. DMA System Block Diagram

DISPLAY SYSTEM - The display system provides a visual indication of: how many blocks of data have been transferred, whether the device is a talker or a listener, and whether the device is in a local or remote state.

DEVICE ADDRESS SWITCHES - This set of toggle switches is isolated from the data bus by buffers. They are used to select the device address for the GPIB, i.e., the address that the GPIB controller uses when sending addressed commands. These switches are manually set to the desired address. The MC6809 initialization program reads the address by enabling the buffers and places it in the MC68488.

\section*{OPERATION}

This system allows bidirectional data transfers in either a non-DMA mode or a three-state cycle steal DMA mode.

The software is a simplified test program which demonstrates the DMA capability of the system and is not intended as a general purpose application program. The test program only allows data transfers in the DMA mode. After the initialization sequence, the MC6809 simply monitors the GPIA for the direction of data transfer. The DMAC is not initialized during the system initialization sequence. The software initializes the display and GPIA and then enters a monitor loop leaving the DMAC disabled. When the direction of transfer is established, the MC6809 branches to a routine that initializes the DMAC accordingly. For system simplicity, the characteristics of the transfer (e.g., number of bytes to be transferred and beginning memory address) are constants in the DMAC initialization routine. The only variable is direction and this is determined by monitoring the address status register of the GPIA.

The DMAC is not initialized until the direction of transfer has been established by the GPIB controller. The controller does this by sending either my talk address (MTA) or my listen address (MLA). When the GPIA receives either an MTA or MLA, it sets the appropriate talker active state (TACS) or the listener active state (LACS) status bit in the address status register. The MC6809 polls the address status register for status information and initializes the DMAC to transfer data from memory to GPIA if the TACS bit is set and from GPIA to memory if the LACS bit is set.

INITIALIZATION SEQUENCE - A power-on reset places the display system, DMAC, and GPIA in a reset state. During the initialization routine shown in Figure 3, the display system and GPIA are initialized.


The display system has an MC6821 peripheral interface adapter (PIA) which drives two seven-segment displays and three indicator lights. During initialization, the PIA lines that control the seven-segment displays are programmed as outputs and set to zero causing the displays to read a \(\$ 00\). In addition, the lines that control the indicator lights are programmed as outputs and set to zero keeping the indicator light off.
The GPIA is initialized next. The first step is for the MC6809 to read the address selected by the address switches and place this value in the GPIA address register (R4W). This is the value that the GPIB system controller will use to send addressed commands to this device. The next step is to remove the GPIA software reset by writing a \(\$ 00\) to the auxiliary command register (R3W). Until the software reset is removed (bit 7 of R3W written to zero), the only register in the GPIA that can be accessed is the address register. After R3W is written with \(\$ 00\), the MC6809 programs the address mode register ( R 2 W ) with a \(\$ 80\). This deselects certain status bits in the interrupt and command status registers from being set. The GPIA ignores any conditions on the GPIB that
cause the GET status bit in the interrupt status register to be set and also any conditions that prevent the UACG, UUCG, and DCAS status bits in the command status register from being set. The interrupt mask register is then set up to enable interrupt capability on certain conditions. The interrupt mask register is programmed with \(\$ 86\). This allows interrupts to occur if the END status bit is set or the CMD status bit is set. A summary of interrupt and command status registers is given in Figure 4.

Since bit 7, R2W was set during initialization, the only bits in the command status reigster that can cause the CMD status bit to be set are remote local change (RLC) or serial poll active state (SPAS). The RLC status bit is used to determine the state of the remove local indicator light. The serial poll active state feature is not used in this system, and if this bit gets set and causes an interrupt, the system software goes to a trap routine and displays \$E4 on the display.

MONITORING SEQUENCE - After the initialization sequence, the MC6809 software enters the monitor loop shown in Figure 5. The primary purpose of this routine is to set the indicator lights to indicate how the GPIA has been addressed (talk or listen) and initialize DMAC. The first procedure that is executed in the monitor loop is a reset and set of the GPIA interrupt mask register. Since the GPIA interrupt structure is edge sensitive to the setting of its status bits, the reset/set sequence of the interrupt mask register ensures that if a second interrupt bit gets set while a prior one is still set, this second interrupt is not missed. Now the address status register (R2R) of the GPIA is monitored. If the LACS bit is set, the listen status indicator is turned on and the DMAC initialized to transfer data from the GPIA to memory. If the TACS bit is set, the talker indicator light is turned on and the talker memory buffer is loaded with "dummy" values for the example test transfer. The DMAC is now initialized to transfer data from memory to GPIA.

After the direction of DMA transfer is established and the DMA controller initialized, the program enters the wait loop shown in Figure 6. The system enters this loop and waits for a DMA transfer request to be issued by the GPIA. The wait loop is not a necessary part of the system and in many applications can be replaced by the MC6809 performing some task. While in the wait loop, the software checks the address status register for any change in the addressed state. The following conditions result:
1. If there is not a change in address status of the GPIA, no action is taken and the program continually cycles through the wait loop.
2. If the GPIA is unaddressed (e.g., receiving an unlisten or untalk command), the program turns off the DMAC and goes to the monitor loop. This unaddressed condition is detected by monitoring the my address (ma) status bit in the GPIA.
3. If the addressed state changes from talker to listener or from listener to talker during a DMA block transfer, the wait loop branches to a trap routine and SE1 is

This bit is set if any of the other bits in ROR are set and the mask bits are enabled in ROW. This bit is used to generate \(\overline{\mathrm{IRO}}\).
 transfer request. Interrupt for this bit is disabled.

This bit is deselected in this system by bit 7, R2W Always in low state. Interrupt is disabled.


Interrupt Status Register
When set this bit indicates that either UUCG - UACG, RLC, SPAS or DCAS are set in command status register (R1R). Interrupts enabled for this bit

When set this bit indicates that the EOI management line is asserted and GPIA is in LACS. Interrupts
 ed.

This bit is deselected in this system by bit 7, R2W. Is always low and thus can not cause a CMD interrupt.

Device is in Remote state when REM \(=1\) and Local state when REM \(=0\). Any change in this bit causes RLC bit to be set.


Command Status Register

Figure 4. GPIA Interrupt and Command Status Register


Figure 5. Monitor Loop Flow Chart


Figure 6. Wait Loop Flow Chart
displayed. Should this type of change occur, an error condition is trapped by the software and no additional block transfers are allowed to occur. The system program must be restarted.
Any change in the address status requires intervention by the GPIB system controller. This does not occur during most block transfers. It is possible, however, for the controller to take over the bus synchronously and untalk/unlisten the devices (condition 2 above). This might occur in response to a service request from some device in the system. Most likely, condition 3 will never occur (changing the talker/listener state immediately to the listener/talker state during a block transfer). If this does occur, the software enters a trap routine and \(\$ E 1\) is displayed.

LISTENER TRANSFER SEQUENCE - When the GPIA enters the listener active state, the LACS bit in the ad-
dress status register is set. The MC6809 software monitors this register and as soon as it finds the LACS bit set, the DMAC is enabled. The byte count register is loaded with a number larger than the actual number of bytes to be transferred during DMAC initialization. Rather than having the byte count register decrement to zero to end the block transfer, the talker asserts the end or identify \((\overline{\mathrm{EOI}})\) management line to end the transfer. Asserting EOI causes the GPIA to generate an interrupt as an end of block transfer indication and prepare to receive the final byte via software as shown in Figure 7.
After the DMAC is initialized, the software will enter the wait loop. When the GPIA receives a data byte it issues a transfer request to the DMAC. The DMAC, in turn, issues a transfer request ( \(\overline{\mathrm{DRQT}})\) to the synchronization circuitry. It synchronizes this request with the Q clock from the MC6809 and issues a.DMA/BREQ to the MC6809 during the Q high
time. The low input on the MC6809 \(\overline{\mathrm{DMA}} / \overline{\mathrm{BREQ}}\) pin stops instruction execution at the end of the current cycle ( E pulse). The processor address and data lines go to a highimpedance state and the BA and BS output lines go to a 1 to indicate that the present cycle is the dead cycle used to transfer control to the DMAC. The BA and BS outputs are ANDed to become a DMA grant input to the DMAC. Once the DMAC has bus control, it issues a DMA grant to the GPIA. During the E pulse, while DMA grant to the GPIA is high, the data is actually transferred. The GPIA releases the transfer request line to the DMAC. The DMAC releases the DMA/ \(\overline{\mathrm{BREQ}}\) input to the MC6809 and, after one dead cycle, the MC6809 removes the high-impedance state from the address and data lines and takes control of the bus. The processor is free to perform other tasks. The transfer uses three E pulses (one pulse for the transfer and one dead cycle before and after the transfer). Each data byte is transferred using this same procedure.


Figure 7. Receive Last Byte Routine Flow Chart
Prior to receiving the last byte of data, the GPIB talker drives the EOI line low. The EOI line is an input to the synchronization circuitry and, when asserted, prevents a DMA request from the DMAC to the MC6809 from being issued. This ensures that the MC6809 does not release control of the bus to the DMAC for the last byte transfer. In addition, the EOI line causes the END status bit in the GPIA to be set which in turn sends an interrupt to the MC6809. When the MC6809 software detects the END status bit set, it branches to a special routine, and the last byte is transferred to memory via processor software. The last byte is transferred by software since the processor must be used to read the
status of the MC68488 for the occurrence of an EOI. The software also disables the DMAC. The software returns to the monitor loop when the last byte is in memory. Reception of this last byte causes the GPIB talker to release the EOI line.

TALKER TRANSFER SEQUENCE - The GPIB system controller instructs a device to send data by sending its talk address (MTA). When the MC68488 is made a talker, it moves into the talker active state and the TACS bit in the address status register is set. If set, the MC6809 initializes the DMAC to transfer data from memory to GPIA. The DMAC byte count register is loaded with the number \(\mathrm{N}-1\), where N is the number of bytes to be transferred. A DMA transfer is used for \(\mathrm{N}-1\) bytes. The last byte \((\mathrm{N})\) is sent to the GPIA via MC6809 software. The last byte is sent this way because just prior to sending the last byte the MC6809 must set the forced end or identify (feoi) bit in the auxiliary command register of the GPIA. This causes the \(\overline{\mathrm{EOI}}\) management line to go low and alert the listener(s) that the next byte is the last byte of the block. Figure 8 is a flowchart of the send last byte routine.


Figure 8. Send Last Byte Routine Flow Chart

As soon as the MC68488 enters the talker active state, a transfer request is issued indicating that the MC68488 is an active talker and the output buffer is empty. Each time the byte written to the GPIA output buffer is accepted by the listener(s) on the bus, another transfer request is issued. The transfer request handshake sequence between the MC68488, MC6844, and MC6809 is the same in the talker mode as it is for the listener mode.

INTERRUPT HANDLING - There are two sources of interrupts, the DMAC and the GPIA. When an interrupt occurs, the software checks to see if the DMAC caused the interrupt, as shown in Figure 9. The DMAC only generates an interrupt when the byte count register decrements to 0 . Recall that, in the listener mode, the byte count register is programmed with a hex number larger than the number of bytes to be transferred. In the talker mode, the byte count register is programmed with \(\mathrm{N}-1\), where N is the number of bytes to be transferred. Therefore, the only time the DMAC can generate an interrupt in this system is when the GPIA is in the talker mode and is ready to transfer the last data byte from memory to GPIA.
If a DMAC interrupt occurs, the software checks the R/W bit in the DMAC channel control register. If this bit is not set, the DMAC is programmed to transfer data from GPIA to memory indicating that the GPIA is programmed to be a listener. In this instance, the byte count register was initialized with a number too small for the block size being transferred. The system enters a trap routine and \(\$ E 2\) is displayed. If the R/W bit is set, the system is in a talker mode and it is time to send the last byte of the block. The software enters the send last byte routine.
If a DMAC interrupt did not occur, then the GPIA is checked. If the GPIA INT status bit is not set, then one of two conditions has occurred. Either an extraneous interrupt was produced by another device such as a PIA or the GPIA has produced a "ghost interrupt." Ghost interrupts can occur in this system if the GPIB controller performs an illegal sequence of events or if the GPIA is placed in the serial poll active state (SPAS) and then removed from this state before the MC6809 interrupt software can check the GPIA status. Should any of these conditions occur, the software enters the trap routine and \$E3 is displayed.
If the GPIA caused the interrupt, the software first checks the CMD bit in the interrupt status register. If the END bit is not set, the GPIA interrupt occurred from some other source in the interrupt status register. This implies that the interrupt mask register was incorrectly initialized and \$E3 is displayed and the program trapped. If the END bit is set, then the last byte of the block is to follow. The program turns off the DMAC and then begins monitoring the BI bit in the interrupt register for the occurrence of the last byte.
If the GPIA caused the interrupt and the CMD bit was set, the software checks the command status register. All the bits in the command status register except the RLC and SPAS bits have been deselected in the initialization sequence. Therefore, the software only needs to check the RLC bit and, if it is not set, can assume that the interrupt was caused by

SPAS. Since the SPAS feature of the GPIB is not used in this system, this occurrence causes the software to enter a trap routine. If the RLC bit was set, then the software checks the REM bit to see if the device is in local or remote and operates the remote/local indicator light accordingly.

DATA RATE - The data rate in this type of system is a function of the response of the device being communicated with. During the testing of this operation, a Hewlett Packard GPIB Emulator which has a TTL response rate was used (negligible when compared with the 6809/6844/68488 system). Because of this, the data rates for the system in this application are primarily a function of the 6809/6844/68488 system and any increase from combining the response rates for devices on both sides of the communications link can be considered negligible. The data rate differs slightly depending on whether the GPIA is a talker or a listener. This time difference is a result of the GPIA itself. The data rate as a listener is measured from the time the GPIA made the ready for data (RFD) line true for one transfer to the time RFD is made true for the next transfer. This time is 11 E-clock cycles which results in, for a one megabyte E clock, a transfer rate of 99 K bytes per second.

The data rate as a talker is measured from the time the GPIA made \(\overline{\mathrm{DAV}}\) true for one transfer to the time \(\overline{\mathrm{DAV}}\) is made true for the next transfer. This time is eight E-clock cycles and results in a transfer rate of 125 K bytes per second.

\section*{SYSTEM HARDWARE}

The system hardware is designed to maximize the efficiency of DMA transfers and to provide an orderly processor bus control exchange between the processor and the DMAC. As mentioned earlier, there are two handshake sequences for each DMA transfer. The handshake between the peripheral device and the DMAC is to request and grant a DMA transfer. The handshake between the processor and DMAC is to exchange control of the processor bus. This control exchange must occur in an orderly fashion to eliminate bus contention. System clock cycles called "dead cycles" are provided before and after the actual DMA transfer cycle. It is during these dead cycles that the device in control of the processor bus releases control and goes into a high-impedance state and the other device assumes control by coming out of a high-impedance state. As shown in Figure 10, the timing is designed so that each exchange occurs in one cycle to maximize system efficiency and yet prevent both devices from trying to be in control of the processor bus at the same time. There is a time during each dead cycle where both the processor and DMAC are off the bus and the processor bus and control lines are in the high-impedance state. To prevent a spurious write or read during this time, a signal called DMAVMA is generated which disables the chip select of all peripheral devices.

To ensure that the entire post dead cycle has a DMAVMA, a signal called first quarter ( FQ ) is used to provide DMAVMA for the first quarter of every MC6809 E clock period. Since the first quarter is not used by peripheral devices, this operation does not pose any system problems.


Figure 9. Interrupt Handling Routine Flow Chart


Figure 10. System DMA Cycle Timing

During data chaining operations on the DMAC, an extra post dead cycle occurs during the data chain process itself. The DMAVMA signal is not generated for this extra dead cycle. To prevent spurious read/write operations, the DMA request line from the MC68488 is input to the synchronization circuitry. This allows the MC6809 to take control of the processor during the extra data chaining dead cycle.

To immediately begin a DMA transfer sequence, the MC6844 must have a request at the TxRQ input within 120 nanoseconds of the rising edge of \(E\) in the cycle just before the pre-DMA dead cycle. Otherwise, the DMA transfer sequence will occur one cycle late. This does not affect processor efficiency but slows the response time to the peripheral requesting attention. The MC68488 issues its request to the MC6844 within this time, as well as synchronously with respect to E. Figure 11 is a timing diagram for the system showing the relationship between MC6809, MC6844, and MC68488 request and grant signals.

The GPIA provides the necessary handshake lines to allow it to be used in a DMA mode. These control lines (DMA Grant and DMA Request) are used to control the transfer of data bytes to and from memory with the aid of a DMAC. The DMA control lines as well as the specialized operation of the \(R / \bar{W}\) line and register select lines (RS0, RS1, RS2) in this mode allow a DMAC such as the MC6844 to connect directly to the GPIA without any additional gating circuitry. A DMA request automatically causes the GPIA to select register 7, invert \(R / \overline{\mathrm{W}}\), and proceed with the data transfer when a DMA Grant occurs. Therefore, no \(\mathrm{R} / \overline{\mathrm{W}}\) inverters or data bus drivers are needed.

SYNCHRONIZATION CIRCUITRY - The synchronization circuitry is shown in Figure 12. During a transfer the gating of \(\overline{\mathrm{EOI}}\) and \(\overline{\mathrm{DQRT}}\) prevents the data transfer request (from the DMAC) from being applied to the processor when EOI is asserted. With no transfer request ap-
plied to the MC6809 it resumes a normal operation. In parallel with the assertion of \(\overline{\text { EOI }}\), the MC68488 has issued an interrupt request ( \(\overline{\mathrm{IRQ}})\) to the MC6809 to service a last byte condition signified by the presence of EOI. The MC6809 selects register 7 and moves the last byte of data itself. Now the system software will turn off the DMAC and enter the monitor loop. This method of detecting the last byte is used because the processor may not know the message length. The \(\overline{\text { EOI }}\) indication provides more versatility for sensing the last byte of a block of data and is readily available on the GPIB as an option for instruments and controllers. In addition, the TxRQ input removes the DMAC from the bus and puts the MC6809 on the bus during the second post-DMA dead cycle that occurs during data chaining operations.
With the system in a typical transfer mode, the transfer request signal \(\overline{\mathrm{DRQT}}\) is gated to the synchronization circuitry. The purpose of the circuitry at this time is to delay the transfer request until the next high Q . Thus, not only should the signal be clocked through on positive edges of \(Q\), but it should also be allowed to appear directly at the \(\overline{\text { DMA/BREQ }}\) input of the MC6809 when \(Q\) is high. Therefore, the flip-flop latches on positive edges and, during the positive half of Q , passes the signal directly to the MC6809. This enables the system to work both in its present format as well as with other peripherals which may signal their transfer requests later in time.

TIMING DESCRIPTION - This description assumes initialization of peripherals and controllers and a typical character transfer to/from memory. Both transfer types are shown - the byte from memory (talker mode) and a byte to memory (listener mode). To alleviate any timing losses on the IEEE-488 bus, a Hewlett Packard GPIB emulator with an automatic high-speed receiver/transmitter is used as the "other end" sender/receiver. This TTL device has an internal delay in both modes of 80 nanoseconds (due to the readying of new data while the MC68488 receives/talks).


Figure 11. System Timing Diagram


Figure 12. Synchronization Circuitry

LISTENER - Refer to Figure 13. With the GPIA in the listener mode, the ready for data (RFD) handshake line goes high (1) as the GPIA is ready for another byte. One emulator box delay ( 80 ns ) later, data is valid on the bus (2). Approximately two clock cycles later, the GPIA has taken the byte and RFD goes low.
Three and a half clock cycles later, the GPIA issues a request to the system using the DMA request line (3). Approximately 300 nanoseconds later, the MC6844 issues DRQT. The synchronization circuitry passes the request instantly since Q is high, and the MC6809 receives a \(\overline{\mathrm{DMA}} / \overline{\mathrm{BREQ}}\) input. At the beginning of the dead cycle (if the 125 nanosecond lead time on DMA \(/ \overline{\text { BREQ }}\) was observed), the BA and BS lines both go high to indicate that the bus is in a highimpedance state and is available. With the BA and BS signals ANDed together and sent to the DGRNT input of the MC6844, the DMAC readies the bus for transfer by outputting: the address for the memory store, a write condition on the \(\mathrm{R} / \overline{\mathrm{W}}\) line, and in the next cycle, a TxSTB to the DMA grant line of the GPIA. As soon as DMA grant is received, the TxRQ is removed from the MC6844 by the GPIA and, 300 nanoseconds later, \(\overline{\mathrm{DRQT}}\) is also brought low. By the falling edge of E on the DMA cycle, the GPIA has automatically selected register 7 . It has inverted \(R / \bar{W}\) (so that the "write" of the received data to memory means "read" from the GPIA), and on the falling edge of E, the data is latched into memory at the address that the MC6844 has already supplied. Now that a byte has been taken from register 7, the GPIA prepares to receives a new byte from the GPIB. Ir the post DMA dead cycle, a data accepted (DAC) signal is put on the bus (4). After one ( 80 ns ) emulator box delay the GPIA gets a "Not Valid" indication on the DAV line (5). From that time to a new RFD signal (6), the internal delay time in the GPIA is required to reset all latches and begin again.

TALKER - The processor bus timing when the GPIA is in the talker mode is the same as for the listener mode. The rate that transfer requests are generated by the GPIA is directly related to how quickly the listener can accept the data. Figure 14 shows the system timing when the GPIA is programmed as a talker.
As soon as the data from the last transfer is accepted at the emulator and a DAC is received (1), the GPIA sends out its DMA request for a new byte from the MC6844. Three cycles later when the DMA occurs (3), the GPIA begins to move that data to the GPIB. One and one-half cycles later (4), the GPIA issues DAV, and the emulator issues DAC 80 nanoseconds later. After a response time to "Data Not Valid" (approximately 2 cycles), the emulator is ready for a new byte from the GPIA (6).

\section*{SYSTEM SOFTWARE}

The software shown in this application is not intended to be a general purpose application program. It is an example program showing how the MC68488 can be used with the MC6809 in a DMA system. The memory map for this system is shown in Figure 15.

TRAP ROUTINE - The software has a trap routine which displays a code on the system display. Once the system enters the trap routine, it remains in this routine. If an EXORciser system is used, then the Restart key has to be used to restart the program at the monitor loop location (\$D079). A list of the display codes are given below.

\section*{Code}

\section*{Description}

E1 The LACS/TACS bit in the GPIA is set, but the listener/talker software flag bit (PIAIMG) is not set. This condition could occur uring a DMA block transfer if the GPIA system controller readdresses


Figure 13. Listener Mode Timing Diagram


Figure 14. Talker Mode Timing Diagram

\section*{Figure 15. Memory Map}
\begin{tabular}{|lc|}
\hline \multicolumn{1}{|c|}{ Memory Function } & Memory Location \\
\hline MC68488 Registers & \$E060-\$E067 \\
\hline MC6844 Registers & \$E040-\$E056 \\
\hline Display System (PIA Registers) & \$E070-\$E073 \\
\hline Main Program & ORG at \(\$\) \$000 \\
\hline Receive Memory Buffer & \$D800-\$D8FF \\
\hline Talker Memory Buffer & \$D800-\$DBFF \\
\hline
\end{tabular}
the GPIA to be a talker when it was a listener or vice versa.
E2 The DMAC caused the interrupt, but the system was not programmed to be a talker. Under normal operations, the DMAC should only interrupt the MC6809 when the system is in the listener mode. If it interrupts when the system is in the listener mode, then the count in the DMAC byte count register was ex-
ceeded by the actual number of bytes in the block received. The byte count register must be initialized with a larger number or the block of data to be transferred must be broken up into smaller blocks.
E3 Neither the DMAC nor the GPIA interrupt bits are set. The interrupt was caused by another device or the GPIA produced a "ghost interrupt." In this system the only way the GPIA produces a "ghost interrupt" is if the GPIB system controller places the GPIA in the serial poll active state (SPAS) and then removes it from this state before the MC6809 can respond to the interrupt.
E4 The SPAS bit is set. This occurs if the GPIB system controller sends the serial poll enable command and then sends the device talk address placing the GPIA in the serial poll active state.

EXAMPLE PROGRAM LISTING - The following program listing is an example program to show how the MC68488 can be used with the MC6809 in a DMA mode.

\begin{tabular}{|c|c|}
\hline  &  \\
\hline
\end{tabular}


\title{
USING THE MC68000 AND THE MC6845 FOR A COLOR GRAPHICS SYSTEM
}

\author{
By \\ David L. Ruhberg \\ Microcomputer Systems Engineer \\ Motorola Semiconductor
}

Probably the slowest link in most computerized control systems is the display of information for human interpretation. The commonly used black and white monitor can display an adequate amount of information in most cases.

In applications where a large amount of information must be displayed in the same screen area, a color graphics system can easily provide this information by using a wide range of contrasting colors. Until recently the high cost of sophisticated components and color monitors required to generate and display color information has probably been the main prohibitive factor in development of these systems.
Recently the cost of components and color monitors has moderated to the point that using a color graphics system offers a viable solution to information display, ranging from the video games market to complex control systems.
A state-of-the-art color graphics system using the MC68000 16-bit microprocessor (MPU) with an economical MC6845 CRT controller (CRTC) is described in this application note. Hardware improvement is evident in data movement occurring in 16 -bit words and multiply and divide commands while software compatibilities are greatly enhanced
through the use of a processor that executes instructions which can operate on 8 -, 16 -, or 32 -bit operands.

The general approach to a color graphics system is straightforward and almost identical to a black and white graphics system. A typical black and white graphics system is shown in Figure 1. The MPU has two responsibilities to the graphics system: first, to initially program the CRTC, and second, to transfer data to the display RAM.
Once the clock circuitry is running, the CRTC is initialized and the address lines to the dislay RAM begin incrementing sequentially. As this occurs, the appropriate data from the display RAM is loaded into the shift register and then gated out serially by the dot clock input to the shift register. The display monitor then interprets the data as either turning a particular pixel on or off.

A color graphics system (Figure 2) uses the same principle as the black and white system except that it has to control three color guns (red, green, and blue) instead of just one. Therefore, there is an increase in the amount of hardware involved, but not in complexity. The software becomes more
involved due to the fact that more information is being handled and displayed. The basic display system works on the principle that three bits (one for each color) controls each pixel instead of just one as in a black and white system. If two guns are on, the resulting color is a combination of the two. If all guns are on, white is the result. With this configuration a total of eight colors, including black and white, are available. Since the three bits needed to control a pixel do not fit into an eight-bit byte evenly, the unused bits could be used to obtain more colors or some other function. In addition, color systems usually require a separate sync input.

The versatility of the internal architecture of the MC68000 (Figure 3) enhances the effectiveness of the color graphics system. Besides containing a 32-bit program counter yielding 16 megabytes of direct addressing range, the MC68000 also contains eight 32 -bit data registers (D0-D7) and seven 32 -bit address registers (A0-A6). The eight data registers are used for byte (8-bit), word ( 16 -bit), and long word (32-bit) data operations. The seven address registers and the stack pointer may be used for word and long word address operations. In addition, all address and data registers may be used as index registers.


Figure 1. Black and White Graphics System - Block Diagram


Figure 2. Color Graphics System - Block Diagram


Figure 3. MC68000 Programming Model

\section*{SYSTEM HARDWARE DESCRIPTION AND}

\section*{FEATURES}

This graphics system consists of two boards: a CPU board and a video board. The CPU board contains the processor, scratch-pad RAM, stack RAM, the program EPROM, and a terminal interface. The video board contains the CRTC, display RAM, multiplexers and buffers, parallel-to-serial shift registers, and the D/A drivers for the color display monitor.

An MC68000 Design Module (MEX68000KDM) is used as the CPU board. The resources available on the MC68000 Design Module allow more design time to be spent on the unique features of the system. The major portions of the system provided by the Design Module are the MPU (MC68000), the address decoding for the EPROM, a terminal interface, and all the software functions provided by the resident monitor (MACSbug). Included in the MACSbug is a transparent down-load feature which allows the system to communicate through the terminal to another system. The other system can provide the access to the floppy disks need-
ed by this color graphics system for saving a full screen of data at a time.

The video board (Figure 4) contains more of the unique hardware features of the color graphics system. The video board can be separated into seven areas: the clock circuit, CRT controller, the DTACK circuit, the bus multiplexers and buffers, the display RAM, the shift registers, and the D/A converter drivers.

The clock circuit generates the five timing signals used throughout the video board; they are: a dot clock, a CRTC clock, a 2X dot clock, a shift register load, and a \(\phi 2\) signal. The dot clock is used to drive the serial shift registers. The CRTC clock is used to drive the CRTC. The 2 X dot clock and the shift register load are gated together to generate the parallel load (PLOAD) and chip select (PCS) signals for the shift registers and display RAM, respectively. The \(\phi 2\) signal is also used to control accesses to the display RAM. A timing diagram of these signals is shown in Figure 5.



Figure 4. Color Graphics System Schematic (Sheet 2 of 3)


Figure 4. Color Graphics System Schematic (Sheet 3 of 3)


Figure 5. Clock Circuitry Timing Signals

The MC6845 CRT controller (CRTC) is a programmable controller used to prepare the information in the display RAM for use by a video display monitor. The CRTC generates the signals required to provide data at the appropriate times. Since the length and period between these signals varies from system to system, the CRTC is designed to be programmed by an MPU. In this system the internal registers are accessible synchronously through hex (\$) address locations \$1FFFD and \$1FFFF. After programming, the CRTC provides the addresses, horizontal and vertical sync signals, and the display enable signal to the display system. The addresses, output by the CRTC in conjunction with the parallel chip select ( \(\overline{\mathrm{PCS}}\) ) signal, are responsible for the correct data getting to the serial shift registers at the correct time. The horizontal and vertical sync signals, after being "exclusively ORed," generate the sync signal required by the color display monitor. The display enable (DE) signal is gated (U28) into either the clock circuitry to inhibit the parallel load and \(\overline{\mathrm{PCS}}\) signals or is gated (ANDed at U110, if a low represents black on the screen) with the data stream to keep the guns in the CRT off during vertical and horizontal retrace. In some cases, DE must be delayed due to specific requirements of the CRT being used. A one-shot on the output of the DE pin is usually more than adequate for providing the delay.
The DTACK circuitry is used to return an asynchronous data transfer acknowledge ( \(\overline{\mathrm{DTACK}}\) ) signal to the MC68000 from a synchronous device (the display RAM). The \(\phi 2\) signal from the clock circuitry in conjunction with address lines A15 and A16 develop the DTACK response required by the MC68000. When the display RAM address is between \(\$ 10000-\$ 17 \mathrm{FFF}\), the DTACK signal is returned in 400
nanosecond increments from zero up to 1600 nanoseconds after the enabling signal goes out to the multiplexers. This time is selected by the RAM speed switch, S1. Returning \(\overline{\text { DTACK }}\) to the processor is the asynchronous access method by which the MC68000 can access external devices (RAM, ROM, and peripherals). This access method was chosen over the synchronous access method used to address the CRTC because it is faster and, since this is a highly repetitive operation, any time saved here will be significant in the overal speed of the system. The synchronous access method is used to access the CRTC since the CRTC is only initialized once and this method uses fewer components.

The multiplexers and buffers are used to feed the various control signals to the rest of the system. Multiplexers U10, U11, and U12 determine which address bus will access the display RAM. When the control signal is high, the MC68000 has access to the RAM and when low, the CRTC has access. Buffers U13, U14, and U15 are used to drive the large number of devices on the address bus. Data buffers U30-U37 are used to isolate the four banks of RAM from each other. Buffers are also used for almost all the signals coming onto the video board. These board buffers interface with the modified EXORciser bus which the Design Module uses. This bus has only sixteen address lines coming from the Design Module, so address line A17 must be run separately to keep the display RAM from being accessed at the same time MACSbug or the controller program is accessed (addresses \(\$ 20000\) and \(\$ 22000\) ).

The display RAM is organized into four banks (red, green, blue, and luminance). However, the address lines are configured so that consecutive words are located in consecutive
banks of RAM. This was done to allow the programmer to visualize accessing one 16 -bit wide bank at a time instead of accessing red, green, blue, and luminance banks all at the same time. The memories used are \(4 \mathrm{~K} \times 1\) static RAMs (MCM2147) which simplify some of the chip select circuitry. Dynamic RAMs could be used and should definitely be considered in a production system since they lower the hardware cost as well as power consumption. They were omitted in this application to simplify the system configuration. It should be noted that the CRTC keeps incrementing its address lines during horizontal and vertical retrace to keep the dynamic RAM refreshed. The speed of the static memories is not critical due to the presence of the speed selection switch explained earlier. As far as the CRTC and the serial shift registers are concerned, the memory looks like one \(4 \mathrm{~K} \times 64\)-bit bank of RAM.
Shift registers U102-U109 consist of eight 8-bit, parallelload, serial shift registers. They are configured to look like four 16 -bit shift registers, one for each of the color guns and one for luminance. With the RAM and shift registers configured in this fashion, the RAM is accessed only 25 percent of the time. This means that the RAM has four times the amount of setup time and slower RAM can be used. The dot clock then clocks the data out to be gated with display enable.

Conversion from digital to analog voltages in this system is needed because a luminance bit is used to obtain more colors than are possible with the three guns digitally. The luminance bit is used to indicate half luminance when set and full luminance when clear. When all guns are off, the screen is black and the state of the luminance bit has no effect. Since the color display monitor uses an analog input on each gun, any number of colors may be obtained if the supporting hardware is provided. The D/A conversion used in this system was done to save space. A cleaner method would be to use special D/A converters and special line drivers for this function.

\section*{SOFTWARE DESCRIPTION AND CONSIDERATIONS}

The software included to exercise this system consists of five basic commands:

CM - Clear Memory
BX - Box Draw
Q8 - Random Line
ED - Edit
BA) Provides the capability of saving (BA) a screen on SH floppy disk and calling (SH) it back.

The clear memory (CM) command clears the screen. The box drawing (BX) command draws continuously concentric boxes which close in on each other. This gives the effect of running up a hallway. The random line ( Q 8 ) drawing command picks random points and connects them together until they form a multisided polygon and then it continues to repeat that shape, all the while collapsing in on itself and changing colors. A scaling function has been implemented to keep the figure occupying a major portion of the screen. The edit (ED) command allows the user to draw figures on the screen using the cursor controls on the terminal and allows a choice of colors. The BA command is used to store a screen full of data on floppy disk while the SH command is used to call it from the floppy disk and display it on the screen.

Each of the routines which write to the display RAM use the basic data layout for every pixel on the screen. Each pixel is controlled by four bits. Each bit corresponds to either luminance, blue, green, or red, as shown in Figure 6.


Figure 6. Pixel Control Bit - Layout

A memory map for this application is given in Figure 7. A listing of the software is given at the end of this application note.

The resolution of the display in this application is \(256 \times 256\) pixels. The density could be doubled in both directions to \(512 \times 512\) by quadrupling the memory. This can be easily done if dynamic RAM is used since \(4 \mathrm{~K} \times 1\) and \(16 \mathrm{~K} \times 1\) dynamic RAM can be arranged in the same basic configurations. As space was one of the design criteria in this application, some of the more straightforward approaches were not taken.


Figure 7. Memory Map

Thanks to Don Voss of Motorola Microsystems for his suggestions on the hardware and his splendid job on the software.
```

10
20
30
40
50
60
70
80
9\emptyset
100
110
120
130
140
150
160
170
180
190
200
210
22\emptyset
230
240 000000 20780578
250 Ø000\emptyset4 227C0\emptysetøø180\emptyset
260 ø\emptyset\emptyset0\emptysetA 21C90578
27\emptyset øøøøøE 3018
280 \emptyset\emptysetø\emptysetl\emptyset ØC4\emptysetFFFF
290 00ø0146706
3øø ø0øø16 32C0
310 Ø0øøl8 22D8
32\emptyset \emptyset0\emptyset\emptyset1A 6\emptysetF2
340 øøøø22 6Aø8
35\emptyset ø\emptysetøø24 2ø7Cø0ø22ø82
36\emptyset ø\emptysetøø2A 6øE2
370 00002C 3280
38\emptyset \emptyset\emptyset\emptyset\emptyset2E 2ø7Cøø\emptyset22\emptysetD2
390
4\emptyset\emptyset \emptyset\emptyset\emptyset\emptyset38 13Cø\emptysetø\emptyset1FFFD
410 00003E 1218
42\emptyset \emptyset\emptyset\emptyset\emptyset4\emptyset 4E71
43\emptyset \emptyset\emptysetøø42 13C1øø\emptyset1FFFF
440 ø0øø48 5240
450 \emptyset\emptyset0ø4A ØC4\emptyset\emptyset\emptyset1\emptyset
460 Ø\emptyset\emptyset\emptyset4E 66E8
47\emptyset Øø\emptyset\emptyset5\emptyset 227C\emptysetøø229F6
480 ø\emptysetø\emptyset56 247Cøø\emptyset\emptyset110\emptyset
490 øøøø5C 3ø3Cø3ø2
500 000060 14D9
ø\emptyset0062 5340
0ø0064 66FA
\emptyset\emptyset\emptyset\emptyset66 6014


```
540 øøøø6E 323C2øø\emptyset
```

```
33\emptyset \emptyset\emptyset\emptyset\emptyset1C BlFC\emptyset\emptyset\emptyset22\emptyset\emptyset\emptyset SETUP2 CMP.L #$22\emptyset\emptyset\emptyset,Å\emptyset
```

33\emptyset \emptyset\emptyset\emptyset\emptyset1C BlFC\emptyset\emptyset\emptyset22\emptyset\emptyset\emptyset SETUP2 CMP.L \#\$22\emptyset\emptyset\emptyset,Å\emptyset
614 BRA.S RETURN

```
    614 BRA.S RETURN
```

```
\emptyset0\emptyset\emptyset\emptyset\emptyset\emptyset\emptyset ORG $øø\emptyset\emptyset
```

\emptyset0\emptyset\emptyset\emptyset\emptyset\emptyset\emptyset ORG \$øø\emptyset\emptyset
*
*
*
*
*
*
\emptyset\emptyset\emptyset2\emptyset0F6 MACSBUG EQU \$2\emptyset\emptysetF6
\emptyset\emptyset\emptyset2\emptyset0F6 MACSBUG EQU \$2\emptyset\emptysetF6
\emptyset\emptyset\emptyset21BC2 OUTPUT2 EQU \$21BC2
\emptyset\emptyset\emptyset21BC2 OUTPUT2 EQU \$21BC2
\emptyset\emptyset\emptyset21F18 FIXBUF EQU \$21F18
\emptyset\emptyset\emptyset21F18 FIXBUF EQU \$21F18
\emptyset\emptyset\emptyset2\emptyset\emptysetEE MSG EQU \$2ø\emptysetEE
\emptyset\emptyset\emptyset2\emptyset\emptysetEE MSG EQU \$2ø\emptysetEE
øøøøløøø XI EQU \$1øøø
øøøøløøø XI EQU \$1øøø
00øølø\emptyset1 Y1 EQU \$10ø1
00øølø\emptyset1 Y1 EQU \$10ø1
\emptysetøøø1øø2 X2 EQU \$1øø2
\emptysetøøø1øø2 X2 EQU \$1øø2
00ø01003 Y2 EQU \$10ø3
00ø01003 Y2 EQU \$10ø3
\emptyset\emptyset\emptyset\emptyset1\emptyset1\emptyset COLOR EQU \$1010
\emptyset\emptyset\emptyset\emptyset1\emptyset1\emptyset COLOR EQU \$1010
00001011 NCOLOR EQU \$1011
00001011 NCOLOR EQU \$1011
0\emptyset001012 OCOLOR EQU \$1012
0\emptyset001012 OCOLOR EQU \$1012
\emptyset\emptyset\emptyset\emptyset1\emptyset14 NUMPT EQU \$1ø14
\emptyset\emptyset\emptyset\emptyset1\emptyset14 NUMPT EQU \$1ø14
0\emptyset0\emptyset1016 SCALE EQU \$1016
0\emptyset0\emptyset1016 SCALE EQU \$1016
\emptyset\emptyset\emptyset\emptyset1\emptyset18 RANADD EQU \$1\emptyset18
\emptyset\emptyset\emptyset\emptyset1\emptyset18 RANADD EQU \$1\emptyset18
\emptysetø\emptysetøl\emptyset8\emptyset ARRAY EQU \$1ø8\emptyset
\emptysetø\emptysetøl\emptyset8\emptyset ARRAY EQU \$1ø8\emptyset
\emptyset\emptyset\emptyset\emptyset11\emptyset\emptyset TABLECH EQU \$11\emptyset\emptyset
\emptyset\emptyset\emptyset\emptyset11\emptyset\emptyset TABLECH EQU \$11\emptyset\emptyset
\emptyset\emptyset\emptyset\emptyset180日 CMDTAB EQU \$180\varnothing
\emptyset\emptyset\emptyset\emptyset180日 CMDTAB EQU \$180\varnothing
*
*
*
*
SETUP MOVE.L \$578,A\emptyset
SETUP MOVE.L \$578,A\emptyset
MOVE.L \#CMDTAB,A1
MOVE.L \#CMDTAB,A1
MOVE.L Al,\$578
MOVE.L Al,$578
    SETUP1 MOVE (A\emptyset)+,D\emptyset
    SETUP1 MOVE (A\emptyset)+,D\emptyset
    CMP #$FFFF,D\emptyset
CMP \#\$FFFF,D\emptyset
BEQ.S SETUP2
BEQ.S SETUP2
MOVE D\emptyset,(Al)+
MOVE D\emptyset,(Al)+
MOVE.L (A\emptyset) +,(Al)+
MOVE.L (A\emptyset) +,(Al)+
BRA SETUPI
BRA SETUPI
BPL.S INIT
BPL.S INIT
MOVE.L \#\$22ø82,A\emptyset
MOVE.L \#\$22ø82,A\emptyset
BRA SETUPI
BRA SETUPI
INIT MOVE D\emptyset,(Al)
INIT MOVE D\emptyset,(Al)
MOVE.L \#\$22\emptysetD2,A\emptyset
MOVE.L \#$22\emptysetD2,A\emptyset
    MOVE #$øøø\emptyset,D\emptyset
MOVE \#$øøø\emptyset,D\emptyset
    INITl MOVE.B D\emptyset,$lFFFD
INITl MOVE.B D\emptyset,\$lFFFD
MOVE.B (A\emptyset) +,DI
MOVE.B (A\emptyset) +,DI
NOP
NOP
MOVE.B Dl,\$1FFFF
MOVE.B Dl,$1FFFF
    ADD #1,D\varnothing
    ADD #1,D\varnothing
    CMP #$øø10,D\emptyset
CMP \#\$øø10,D\emptyset
BNE INITl
BNE INITl
MOVE.L \#\$229F6,Al
MOVE.L \#\$229F6,Al
MOVE.L \#TABLECH,A2
MOVE.L \#TABLECH,A2
MOVE \#770,D\emptyset
MOVE \#770,D\emptyset
SETUP21 MOVE.B (A1)+,(A2)+
SETUP21 MOVE.B (A1)+,(A2)+
SUB \#1,D\emptyset
SUB \#1,D\emptyset
BNE SETUP2I
BNE SETUP2I
CM MOVE.L \#\$1\emptyset\emptyset\emptyset\emptyset,A\emptyset
CM MOVE.L \#\$1\emptyset\emptyset\emptyset\emptyset,A\emptyset
MOVE \#\$2øø\emptyset,D1

```
    MOVE #$2øø\emptyset,D1
```

```
550 ø\emptyset0\emptyset72 4280
560 øøøø74 2øCø
    \emptyset00076 5341
    \emptyset\emptyset\emptyset\emptyset78 66FA
    \emptyset\emptyset\emptyset\emptyset7A 4E71
    58\emptyset \emptyset\emptyset\emptyset\emptyset7C 4EF9\emptyset\emptyset\emptyset2\emptyset\emptysetF6 RETURN JMP MACSBUG
590 \emptyset\emptyset\emptyset\emptyset82 43 NTABLE DC.W 'CM'
6\emptyset\emptyset \emptyset\emptyset\emptyset\emptyset84 ø\emptyset\emptyset22\emptyset68 DC.L $22\emptyset68
610 \emptyset\emptyset\emptyset\emptyset88 53 DC.W 'SH'
62\emptyset øøøø8A øøø22\emptysetE2 DC.L $22\emptysetE2
630 Ø0øø8E 42
64\emptyset \emptyset\emptyset\emptyset\emptyset9\emptyset. Øø\emptyset2218A
650 ø\emptyset\emptyset\emptyset9445
660 ø\emptysetøø96 øøø221E8
67ø øø0ø9A 42
68\emptyset \emptyset\emptyset\emptyset\emptyset9C \emptyset\emptyset\emptyset22454
690 \emptyset\emptyset\emptyset\emptysetA\emptyset 51
7\emptyset\emptyset \emptyset\emptyset\emptyset\emptysetA2 \emptyset\emptyset\emptyset22498
710 صø\emptyset\emptysetA6 51
72\emptyset \emptyset\emptyset\emptyset\emptysetA8 \emptyset\emptyset\emptyset224A4
730 \emptyset\emptyset\emptyset\emptysetAC 51
74\emptyset Ø\emptyset\emptyset\emptysetAE Ø\emptyset\emptyset224B\emptyset
750 øø\emptyset\emptysetB2 51
76\emptyset Øøø\emptysetB4 Øøø224BC
77\emptyset øøøøВ8 51
780 Ø\emptysetø\emptysetBA Øøø224C8
79ø øøø\emptysetBE 51
8\emptysetø Øø\emptysetøC\emptyset Øøø226ø6
810 øø0øC4 48
82\emptyset \emptyset\emptyset\emptyset\emptysetC6 ø\emptyset\emptyset226AC
83\emptyset \emptyset\emptysetøøCA 51
840 \emptysetø\emptyset\emptysetCC \emptyset\emptyset\emptyset22818
85\emptyset \emptyset\emptyset\emptyset\emptysetD\emptyset FFFF
860
870
880
890
90ø \emptyset0ø\emptysetD2 27
910 øø\emptyset\emptysetD3 2\emptyset
920 øøøøD4 22
930 Øøø\emptysetD5 A3
940 øø\emptyset\emptysetD6 2\emptyset
95\emptyset øøø\emptysetD7 Ø6
96ø øøø\emptysetD8 1F
97ø øøø\emptysetD9 1F
980 øø\emptyset\emptysetDA 1\varnothing
990 øøø\emptysetDB ø7
1øø\emptyset øøøøDC øøøøøøø\emptyset
1\emptysetl\emptyset Øøø\emptysetE\emptyset øøøø
1020
1030
1\emptyset4\emptyset øøø\emptysetE2 61øøøø\emptyset4
1050 Ø\emptyset\emptyset0E6 6094
BRA RETURN
1ø6\emptyset \emptyset\emptyset\emptyset\emptysetE8 4EB9\emptyset\emptyset\emptyset21BC2 SHQ JSR OUTPUT2
1ø7\emptyset \emptyset\emptyset\emptyset\emptysetEE 227C\emptysetø\emptyset3FF21 MOVE.L #$3FF21,Al
```

```
108\emptyset \emptyset\emptyset\emptyset\emptysetF4 610ø\emptyset\emptyset78
109\emptyset \emptyset\emptyset\emptyset\emptysetF8 \emptysetC\emptyset\emptyset\emptyset\emptyset\emptysetD
110\emptyset \emptyset\emptyset\emptyset\emptysetFC 67\emptyset8
111\varnothing \emptyset\emptyset\emptyset\emptysetFE ØC\emptyset\emptyset\emptyset\emptysetFF
112ø øøølø2 66Fø
1130 000104 6040
1140 ø0ø106 61øøøø66
115\emptyset \emptyset\emptyset\emptyset1\emptysetA \emptysetC\emptyset\emptyset\emptyset\emptyset\emptysetA
116\emptyset \emptyset\emptyset\emptyset10E 67F6
1170 Øøø110 ØCøøøøøø
118\emptyset Ø\emptyset\emptyset114 67F\emptyset
119\emptyset \emptyset\emptyset\emptyset116 ØCø\emptyset\emptyset\emptysetFF
1200. Ø0011A 672A
1210 øøø11C 4EB9øøø21F18
122\emptyset Ø\emptyset\emptyset122 2CFC4552524F
1230 Ø0\emptyset128 2CFC522ø3B43
1240 \emptysetøø12E 2CFC4845434B
1250 Ø0ø134 2CFC2046494C
1260 \emptyset\emptysetø13A 2CFC452\emptyset2\emptyset2\emptyset
127\emptyset Ø0\emptyset140 4EF900ø200EE
128\emptyset\emptyset\emptyset\emptyset146 2ø7Cø\emptyset\emptyset1ø\emptyset\emptyset\emptyset
1290 ø\emptysetø14C 1ø3Cø\emptyset55
1300 ø\emptyset\emptyset150 61ø0øø2A
1310 øøø154 6100ø018
1320 00ø158 120ø
1330 00015A 61000012
1340 00015E El40
1350 000160 1001
1360 øø0162 30Cø
137\emptyset \emptyset\emptysetø164 BlFC\emptyset\emptyset\emptyset17F8\emptyset
138\emptyset \emptyset\emptyset\emptyset16A 66E8
1390 øø016C 4E75
140\emptyset \emptyset\emptyset\emptysetl6E 1011
1410 øø0170 02000001
142\emptyset 0ø\emptyset174 67F8
1430 Ø\emptyset\emptyset176 10290002
144ø \emptysetø\emptyset17A 4E75
1450 øø017C 1Ell
1460 00017E Ø2ø70ø02
1470 \emptyset0\emptyset182 67F8
1480 ø\emptyset\emptyset184 13400øø2
1490 ø\emptyset\emptyset188 4E75
1500 Øø\emptyset18A 424\emptyset
1510 øøø18C 320ø
1520.00018E 3400
1530 øøø190 363Cøø3F
1540 øøø194 2ø7Cø\emptysetø1øøø\emptyset
1550 øøø19A 610ø0ø16
1560 ø0019E 5543
157\emptyset Øø\emptyset1A@ 6Aø2
158\emptyset \emptyset\emptysetølA2 6øEC
1590 Øø\emptyset1A4 5240
1600 ØDD1A6 5241
1610 \emptysetøø1A8 5242
162\emptyset \emptyset\emptyset\emptyset1AA DlFCø\emptyset\emptyset\emptyset\emptyset2\emptyset2
```

```
1630 \emptyset\emptyset\emptyset1B\emptyset 60E8 BRA BX1
1640 00ø1B2 3803
1650 \emptyset0\emptyset1B4 30C0
    \emptyset\emptyset\emptyset1B6 5344
    0001B8 66FA
167\emptyset \emptyset\emptyset\emptyset1BA 308\emptyset
168\emptyset \emptyset\emptysetø1BC 38ø3
1690 \emptyset0ø1BE E544
17\emptyset\emptyset \emptyset\emptyset\emptyset1C\emptyset DlFC\emptyset\emptyset\emptyset\emptyset\emptyset\emptyset80 BX22 ADD.L #128,A\emptyset
1710 \emptyset0ø1C6 3081 MOVE Dl,(A\emptyset)
    \emptyset\emptyset\emptyset1C8 5344 SUB #1,D4
    \emptyset\emptyset\emptysetlCA 66F4 BNE BX22
1730 øøø1CC 38\emptyset3 MOVE D3,D4
1740 Ø001CE 3080 MOVE D\emptyset,(A\emptyset)
1750 0001D\emptyset 3100
    \emptyset\emptyset\emptyset1D2 5344
    \emptyset\emptyset\emptysetlD4 66FA
177\emptyset øøølD6 38\emptyset3
1780 صøølD8 E544
179\emptyset \emptyset\emptyset\emptysetlDA 91FC\emptyset\emptysetø\emptyset\emptyset\emptyset8\emptyset BX44 SUB.L #128,A\emptyset
18\emptyset\emptyset \emptyset\emptyset\emptyset1E\emptyset 3082
    \emptyset\emptyset\emptyset1E2 }534
    øø\emptysetlE4 66F4
182\emptyset \emptyset\emptyset\emptysetlE6 4E75
1830
1840
1850 *
1860 \emptyset\emptyset\emptysetlE8 llFC\emptyset\emptyset8\emptyset1\emptyset\emptyset\emptyset ED MOVE.B #$8\emptyset,X1
187\emptyset \emptyset\emptyset\emptysetlEE llFC\emptyset\emptyset8\emptysetl\emptyset\emptyset1 MOVE.B #$8\emptyset,Y1
188\emptyset \emptyset\emptyset\emptyset1F4 11FCø\emptyset\emptyset\emptysetI\emptyset11 MOVE.B #\emptyset,NCOLOR
189\emptyset \emptyset\emptyset\emptysetlFA 6løø\emptysetl4E EDI BSR BLINK
190\emptyset \emptysetø日lFE 610øøøø4
1910 \emptysetøø2ø2 60F6
1920 øø0204 6100ø230
1930 Øøø2ø8 øCø1øø2ø
1940 \emptyset\emptyset\emptyset20C 6A48
1950 Ø\emptyset\emptyset20E ØCø10ø\emptysetB
1960 Ø00212 673C
197\emptyset ø\emptyset\emptyset214 ØC\emptyset1\emptysetø\emptysetA
1980 000218 673E
1990 øøø21A øC\emptyset1øøøC
2øøø øøø21E 673E
2ø1ø \emptysetø\emptyset22\emptyset øCø1øøø8
2ø2ø \emptyset\emptyset\emptyset224 673E
2030 ø00226 øCø10ø\emptyset1
2ø40 \emptyset\emptysetø22A 673E
2050 ø0ø22C øCøløøø3
2060 Øøø230 6756
207\emptyset øøø232 øCø1øøø4
2080 øøø236 6738
2090 ø\emptysetø238 øC\emptyset10ø\emptysetD
2100 00023C 673E
2110 øøø23E øCø10ø05
2120 \emptyset\emptyset\emptyset242 6732
213\emptyset\emptyset\emptyset\emptyset244 øCø1øø11
    BXIl MOVE D\varnothing,(A\emptyset)+
    SUB #1,D4
    BNE BXII
    MOVE D\emptyset,(A\varnothing)
    MOVE D3,D4
    ASL 2,D4
    BX33 MOVE D\emptyset,-(A\emptyset)
    SUB #l,D4
    BNE BX33
    MOVE D3,D4
    ASL 2,D4
MOVE D2,(AØ)
    SUB #l,D4
    BNE BX44
    RTS
*
*
*
BSR CMD
    BRA EDI
CMD BSR READK
    CMP.B.#$20,D1
    BPL.S RTS
    CMP.B #$B,DI
    BEQ.S UPARROW
    CMP.B #$A,Dl
    BEQ.S DWARROW
    CMP.B #$C,D1
    BEQ.S RTARROW
    CMP.B #$8,Dl
    BEQ.S LTARROW
    CMP.B #$1,D1
    BEQ.S CMDI CHARMODE
    CMP.B #$3,D1
    BEQ.S CMD2 NCOLOR
    CMP.B #$4,D1
    BEQ.S CMD3
    CMP.B #$øD,DI
    BEQ.S CR
    CMP.B #$5,D1
    BEO.S CMD4
    CMP.B #$11,D1
```

BRA BXI
SHOW MOVE D3,D4

| 2140 | Øøø248 | 660A | BNE．S RTSl |
| :---: | :---: | :---: | :---: |
| 2150 | øøø24A | 588 F | ADD．L \＃4，A7 |
| 2160 | Øøø24C | 6øøøFE2E | BRA RETURN |
| 2170 | øøø250 | 53381001 | UPARROW SUB．B \＃1，Y1 |
| 2180 | Øøø254 | 4241 | RTS 1 CLR Dl |
| 2190 | øøø256 | 4E75 | RTS RTS |
| 2200 | Øøø258 | 52381001 | DWARROW ADD．B \＃1，Y1 |
| 2210 | 00025C | 60F6 | BRA RTSI |
| 2220 | ロøø25E | 52381000 | RTARROW ADD．${ }^{\text {\＃}}$ I，X1 |
| 2230 | めø0262 | 60 F ¢ | BRA RTS 1 |
| 2240 | øøø264 | 53381000 | LTARROW SUB．B \＃1，X1 |
| 2250 | øøø268 | 60EA | BRA RTSI |
| 2260 | øøø26A | 588 F | CMD 1 ADD．L \＃4，A7 |
| 2270 | øø026C | 60000132 | BRA CHARED |
| 2280 | 日øø27ø | 588 F | CMD 3 ADD．L \＃4，A7 |
| 2290 | Øøø272 | 60ø001A8 | BRA DOT |
| 2300 | øøø276 | 588 F | CMD 4 ADD．L \＃4，A7 |
| 2310 | øøø278 | 60øøFF8ø | BRA EDI |
| 2320 | Øøø27C | 5E381001 | CR ADD．B \＃ 7 ，Y1 |
| 2330 | øøø28ø | 11FCøøøø1øøø | MOVE．B \＃$\varnothing$ ，X1 |
| 2340 | Øøø286 | 6øCC | BRA RTSI |
| 2350 | øøø288 | 610ø01AC | CMD2 BSR READK |
| 2360 | Øøø28C | 267c00001011 | MOVE．L \＃NCOLOR，A3 |
| 2370 | øøø292 | øCø10052 | CMP．B \＃＇R＇，D1 |
| 2380 | Øøø296 | 6758 | BEQ．S RED |
| 2390 | øøø298 | ØC010047 | CMP．B \＃＇G＇，D1 |
| 2400 | Ø0029C | 6758 | BEQ．S GREEN |
| 2410 | øøø29E | øCø10042 | CMP．B \＃＇B＇，D1 |
| 2420 | øøø2A2 | 6758 | BEQ．S BLUE |
| 2430 | øøø2A4 | ØCの10057 | CMP．B \＃＇W＇，Dl |
| 2440 | øøø2A8 | 6758 | BEQ．S WHITE |
| 2450 | øøø2AA | ØC010ø5A | CMP．B \＃＇Z＇，DI |
| 2460 | øø口 0 AE | 6758 | BEQ．S BLACK |
| 2470 | øøø2Bø | ØCø10ø59 | CMP．B \＃＇Y＇，D1 |
| 2480 | øøø2B4 | 6758 | BEQ．S YELLOW |
| 2490 | øøø2B6 | のCø1ヵの4D | CMP．B \＃＇M＇，Dl |
| 2500 | øøø2BA | 6758 | BEQ．S MAG |
| 2510 | øø02BC | ØC010043 | CMP．B \＃＇C＇，D1 |
| 2520 | øøø 2Сø | 6758 | BEQ．S CYAN |
| 2530 | øøø2C2 | øCø10054 | CMP．B \＃＇T＇，D1 |
| 2540 | øøø2C6 | 6758 | BEQ．S DRED |
| 2550 | 0ø02C8 | øCø10ø48 | CMP．B \＃＇H＇，Dl |
| 2560 | øøø2CC | 6758 | BEQ．S DGR |
| 2570 | øøø2CE | ØCø10日4E | CMP．B \＃＇N＇，D1 |
| 2580 | øøø2D2 | 6758 | BEQ．S DBLUE |
| 2590 | øøø2D4 | ØCø10ø45 | CMP．B \＃＇E＇，DI |
| 2600 | øøø2D8 | 6758 | BEQ．S DWH |
| 2610 | øøø2DA | øCø10055 | CMP．B \＃＇U＇，DI |
| 2620 | øøø2DE | 6758 | BEQ．S DYEL |
| 2630 | øøø2Eø | øCø1øø2C | CMP．B \＃＇，＇，D1 |
| 2640 | øøø2E4 | 6758 | BEQ．S DMAG |
| 2650 | ø．002E6 | ØCø10056 | CMP．B \＃＇V＇，DI |
| 2660 | Øøø2EA | 6758 | BEQ．S DCYAN |
| 2670 | øøø2EC | 4241 | RTS2 CLR D1 |
| 2680 | øøø2EE | 4E75 | RTS |


| 2690 | Øø日2Fø | $16 \mathrm{BC} 0 \emptyset \emptyset 9$ | RED MOVE． B \＃$\$ 9,(\mathrm{~A} 3)$ |
| :---: | :---: | :---: | :---: |
| 2700 | øøø2F4 | 60F6 | BRA RTS2 |
| 2710 | Øøø2F6 | 16 BC ¢ $\emptyset \emptyset A$ | GREEN MOVE．B \＃\＄A，（A3） |
| 2720 | Øøø2FA | 6øFø | BRA RTS2 |
| 2730 | Øø口2FC | $16 \mathrm{BCD} \mathrm{\emptyset 日C}$ | BLUE MOVE．B \＃\＄C，（A3） |
| 2740 | øøø3øø | 60EA | BRA RTS2 |
| 2750 | øøø3ø2 | 16 BC ¢ øø | WHITE MOVE．B \＃\＄F，（A3） |
| 2760 | øøø306 | 60E4 | BRA RTS2 |
| 2770 | øøø308 |  | BLACK MOVE．B \＃$\emptyset,(\mathrm{A} 3)$ |
| 2780 | ø0030С | 60 DE | BRA RTS2 |
| 2790 | øøø30E | 16 BC 吅øВ | YELLOW MOVE．B \＃\＄B，（A3） |
| 2800 | øøø312 | 60D8 | BRA RTS2 |
| 2810 | øøø314 | 16BCø日日D | MAG MOVE．B \＃\＄D，（A3） |
| 2820 | øøø318 | 60D2 | BRA RTS2 |
| 2830 | øøø31A |  | CYAN MOVE．B \＃\＄E，（A3） |
| 2840 | øøø31E | 6øCC | BRA RTS2 |
| 2850 | øøø32ø | 16 BC ¢ øø1 | DRED MOVE．B \＃ $1,(\mathrm{~A} 3)$ |
| 2860 | Øøø324 | 6øC6 | BRA RTS2 |
| 2870 | øøø326 | $16 \mathrm{BCDø日2}$ | DGR MOVE．B \＃2，（A3） |
| 2880 | øøø32A | $60 C 0$ | BRA RTS2 |
| 2890 | øøø32C | 16 BC ¢ øø 4 | DBLUE MOVE．B \＃4，（A3） |
| 2900 | ø00330 | 6øBA | BRA RTS2 |
| 2910 | øøø332 | 16 BC ¢0ø7 | DWH MOVE．B \＃7，（A3） |
| 2920 | øøø336 | 60B4 | BRA RTS2 |
| 2930 | øøø338 | $16 \mathrm{BCDø日3}$ | DYEL MOVE．B \＃3，（A3） |
| 2940 | øøø33C | 60AE | BRA RTS2 |
| 2950 | øøø33E | 16 BC ¢005 | DMAG MOVE．B \＃5，（A3） |
| 2960 | øøø342 | 60A8 | BRA RTS2 |
| 2970 | øøø344 | 16 BC 句ø6 | DCYAN MOVE．B \＃6，（A3） |
| 2980 | øøø348 | 60A2 | BRA RTS2 |
| 2990 |  |  | ＊ |
| 3000 | øøø34A | 12381000 | BLINK MOVE．B XI，DI |
| 3010 | øøø34E | 14381001 | MOVE．B Y1，D2 |
| 3020 | øøø352 | 6100ø226 | BSR GETADD |
| 3030 | ø0ø356 | 4643 | NOT D3 |
| 3040 | øøø358 | ØCø 3øø日F | BL2 CMP．B \＃\＄F，D3 |
| 3050 | øøø35C | 6706 | BEQ．S BLI |
| 3060 | øøø35E | E84B | LSR 4，D3 |
| 3070 | øøø36ø | E849 | LSR 4，D1 |
| 3080 | øøø362 | 60 F 4 | BRA BL2 |
| 3090 | øøø364 | 11C11012 | BLI MOVE．B DI，OCOLOR |
| 3100 | ø0ø368 | $1 \emptyset 3 C \emptyset \emptyset \emptyset \mathrm{~F}$ | BL3 MOVE．B \＃\＄F，Dø |
| 3110 | øøø36C | 12381000 | MOVE．B XI，Dl |
| 3120 | ø0ø370 | 14381001 | MOVE．B Y1，D2 |
| 3130 | ø0ø374 | 610001DE | BSR DSP |
| 3140 | øøø378 | 61ø日0øDø | BSR DLY |
| 3150 | ø0037C | 4200 | CLR．B D $\emptyset$ |
| 3160 | øøø37E | 610øø1D4 | BSR DSP |
| 3170 | øøø382 | 61øøøøC6 | BSR DLY |
| 3180 | øøø386 | 10381012 | MOVE．B OCOLOR，D $\emptyset$ |
| 3190 | Øøø38A | 610001c8 | BSR DSP |
| $32 \varnothing 0$ | ø0ø38E | 610000 BA | BSR DLY |
| 3210 | øøø392 | 103900ø3FFø1 | MOVE．B \＄3FFø ，Dø |
| 3220 | øøø398 | ø2ø日ぁøø1 | AND．B \＃1，Dø |
| 3230 | ø0ø39C | 67CA | BEQ BL3 |

```
3240 00ø39E 4E75 RTS
```



```
3260 00|3A\emptyset 31F8100ø10ø2 CHARED MOVE X1,X2
327\emptyset \emptyset\emptyset\emptyset3A6 61A2 BSR BLINK
3280 Ø0ø3A8 61ØDFE5A BSR CMD
329\emptyset \emptyset\emptysetø3AC 4A\emptyset1 TST.B Dl
3300 0003AE 67Fø BEQ CHARED
3310 \emptysetøø3B\emptyset 6100ø0\emptyset4 BSR CHAR
3320 0003B4 60EA BRA CHARED
3330 \varnothing\varnothing03B6 ø4010ø20 CHAR SUB.B #$20,D1
3340 0003BA E741 ASL 3,D1
3350 Øøø3BC 267C\emptysetø\emptyset\emptyset11ø\emptyset MOVE.L #TABLECH,A3
3360 \emptyset\emptyset\emptyset3C2 ø281ø\emptyset\emptyset\emptyset\emptyset3FF. AND.L #$3FF,Dl
3370 0øø3C8 D7C1 ADD.L Dl,A3
3380 0003CA 3C3C0004 MOVE #4,D6
3390 00\emptyset3CE 4245 CHARED1 CLR D5
340\emptyset Øøø3D\emptyset ØB13 CHARED2 BTST D5,(A3)
3410 ø\emptyset\emptyset3D2 6636 BNE.S SET
3420 Øøø3D4 523810ø2 CHARED3 ADD.B #1, X2
3430 ø\emptyset\emptyset3D8 5245 ADD #1,D5
3440 øøø3DA \emptysetC45\emptyset010 CMP #16,D5
3450 Øø03DE 6618 BNE.S CHARED4
3460 øøø3E\emptyset 52381003 ADD.B #1,Y2
3470 øøø3E4 11F81øøø1øø2 MOVE.B X1,X2
3480 ø\emptyset\emptyset3EA D7F8\emptyset\emptyset\emptyset2 ADD.L $2,A3
    \emptyset \emptyset0\emptyset3EE 5346 SUB #1,D6
    \emptyset \emptyset\emptysetø3F\emptyset 66DC BNE CHAREDI
3500 øø\emptyset3F2 503810ø\emptyset ADD.B #8,X1
3510 øøø3F6 4E75 RTS
3520 øø\emptyset3F8 øC450008 CHARED4 CMP #8,D5
3530 0003FC 66D2 BNE CHARED2
3540 øø\emptyset3FE 523810\emptyset3 ADD.B #1,Y2
3550 \emptyset\emptyset\emptyset402 11F81øø\emptyset1\emptysetø2 MOVE.B X1,X2
3560 Øøø4ø8 60C6 BRA CHARED2
357\emptyset \emptyset\emptyset\emptyset4\emptysetA 1\emptyset381\emptyset11 SET MOVE.B NCOLOR,D\emptyset
3580 00040E 123810ø2 MOVE.B X2,D1
3590 øøø412 14381øø3 MOVE.B Y2,D2
3600 ø00416 6100013C
3610 ø0041A 60B8
3620
3630 00041C 10381011
3640 000420 12381000
3650 ø0ø424 14381001
3660 øø0428 610øø12A
3670 0|ø42C 6100FFlC
3680 øøø43\emptyset 61øøFDD2
3690 øøø434 60E6
3700
3710 Ø0ø436 1239ø0ø3FF\emptyset1 READK MOVE.B $3FF\emptysetl,D1
3720 ø0ø43C Ø2ø10øø1 AND.B #1,D1
3730 \emptysetø\emptyset44\emptyset 67F4 BEQ READK
3740 Ø0\emptyset442 1239\emptyset\emptyset\emptyset3FF\emptyset3 MOVE.B $3FF\emptyset3,D1
3750 000448 4E75
376\emptyset Ø\emptyset\emptyset44A 3C3C\emptyset\emptysetFF DLY MOVE #$\emptyset\emptysetFF,D6
3770 Øøø44E 5346 DLY1 SUB #1,D6
```

```
3780 0\emptyset0450 66FC BNE DLY1
3790 Ø0\emptyset452 4E75 RTS
3800 *
3810 *
3820 *
3830 00\emptyset454 207C0\emptyset\emptyset10\emptyset\emptyset\emptyset BA MOVE.L #$10\emptyset\emptyset\emptyset,A\emptyset
3840 ø\emptyset\emptyset45A 227C\emptyset\emptyset\emptyset3FF23 MOVE.L #$3FF23,Al
3850 \emptyset\emptyset\emptyset46\emptyset 247C\emptyset\emptyset\emptyset3FF21 MOVE.L #$3FF21,A2
3860 øø\emptyset466 1212 Ll MOVE.B (A2),Dl
387\emptyset ø\emptysetø468 Ø2\emptyset1ø\emptysetø2 AND.B #$2,D1
3880 00046C 67F8 BEQ LI
3890 øøø46E 103Cøø65 MOVE.B #$65,D\emptyset
3900 ø\emptyset\emptyset472 128\emptyset MOVE.B D\emptyset,(Al)
3910 øøø474 1212 LOOP MOVE.B (A2),D1
392\emptyset Øøø476 Ø2ølø\emptysetø2 AND.B #$2,D1
3930 0øø47A 67F8
3940 ø0047C 3018
3950 øøø47E 1280
3960 øø0480 E048
3970 Ø\emptyset\emptyset482 1212
3980 Øøø484 ø2ø1øø\emptyset2
3990 Ø\emptyset\emptyset488 67F8
4\emptyset\emptyset\emptyset \emptyset\emptyset\emptyset48A 128\emptyset
4\emptyset1\emptyset \emptyset\emptyset\emptyset48C BlFC\emptyset\emptyset\emptyset18\emptyset\emptyset\emptyset
4\emptyset2\emptyset \emptysetø\emptyset492 66E\emptyset
4030 \emptyset\emptyset\emptyset494 60ø\emptysetFBE6
4040
4050
4060
4ø7\emptyset \emptyset\emptysetø498 2C7C\emptyset\emptyset\emptyset225AC
4080 0\emptyset049E 3E3C0010 MOVE #$10,D7
409\emptyset \emptyset\emptyset\emptyset4A2 602E BRA.S RUN
41ø\emptyset \emptyset\emptyset\emptyset4A4 2C7C\emptyset\emptyset\emptyset225BE Q2 MOVE.L #$225BE,A6
411\emptyset \emptysetøø4AA 3E3Cø\emptyset1\emptyset MOVE #$10,D7
4120 \emptyset\emptyset\emptyset4AE 6\emptyset22 BRA.S RUN
413\emptyset \emptyset\emptyset\emptyset4B\emptyset 2C7C\emptyset\emptyset\emptyset225D\emptyset Q3 MOVE.L #$225D\emptyset,A6
414ø \emptyset\emptysetø4B6 3E3Cøø1\emptyset MOVE #$1\emptyset,D7
415\emptyset \emptyset\emptyset\emptyset4BA 6016 BRA.S RUN
4160 \emptyset\emptysetø4BC 2C7C\emptysetøø225E2 Q4 MOVE.L #$225E2,A6
4170 \emptyset\emptyset\emptyset4C2 3E3C\emptyset\emptysetl\emptyset MOVE #$1\emptyset,D7
4180 \emptyset\emptyset\emptyset4C6 6\emptyset\emptysetA BRA.S RUN
419ø \emptyset\emptysetø4C8 2C7Cøøø225F4 Q5 MOVE.L #$225F4,A6
42\emptyset\emptyset \emptyset\emptyset04CE 3E3CØø1\emptyset
4210 øøø4D2 610øøø\emptyset6
422\emptyset \emptyset\emptyset\emptyset4D6 6øø\emptysetFBA4
4230
4240
4250
4260 ø\emptyset\emptyset4DA 3C3Cøø80
427\emptyset Øøø4DE 61øøøø34
4280 \emptyset\emptyset\emptyset4E2 4E96
42900004E4 48E76000
4300 0004E8 0241007F
4310 0004EC 0242007F
432ø Øøø4F\emptyset 61øøøø68
```

RTS
*
*
BA MOVE.L \#\$1øøøø,Aø
MOVE.L \#\$3FF23,A1 MOVE.L \#\$3FF21,A2
Ll MOVE.B (A2), Dl
AND. B \#\$2,D1
BEQ LI
MOVE.B \#\$65,Dø
MOVE.B D $\emptyset,(A 1)$
LOOP MOVE.B (A2),D1
AND. B \#\$2,D1
BEQ LOOP
MOVE (Aø) +, Dø
MOVE.B Dø, (Al)
LSR 8,Dø
L2 MOVE.B (A2), D1
AND.B \#\$2,D1
BEQ L2
MOVE.B Dø, (Al)
CMP.L \#\$180日の,Aø
BNE LOOP
BRA RETURN
*
*
*
Q1 MOVE.L \#\$225AC,A6
MOVE \#\$10,D7
Q2 MOVE.L \#\$225BE,A6
D7
BRA.S RUN
Dø,A6
MOVE \#\$10,D7
BRA.S RUN
MOVE \#\$10,D7
BRA.S RUN
MOVE \#\$1 $0, D 7$
RUN BSR RUNI
BRA RETURN
*
*
*
RUN1 MOVE \#128,D6
BSR RAND
RUN2 JSR (A6)
MOVEM.L D1/D2,-(A7)
AND \# $7 \mathrm{~F}, \mathrm{D} 1$
AND \#\$7F,D2
BSR DSPLY

```
4330 0004F4 4401
4340 Ø0ø4F6 610øøø62
4350 0004FA 4402
4360 øøø4FC 61øøøø5C
4370 000500 4401
4380 000502 6100ø056
4390 0ø\emptyset5ø6 4CDFøøø6
    00050A 5346
    \emptysetøø50C 66D4
    øøø50E 5347
    \emptyset 00ø510 66C8
4420000512 4E75
4430
440
4450
4460 0ø0514 610ø0ø1C
4470 000518 320ø
4480 00051A 61000ø16
449\emptyset øøø51E 34øø
450\emptyset \emptyset\emptysetø52\emptyset 610øøø1\emptyset
4510 Øø\emptyset524 Ø20øøø\emptysetF
4520 Ø0ø528 67F6
4530 Ø0052A øCøøøø08
4540 \emptyset\emptyset\emptyset52E 67F\emptyset
4550 Ø00530 4E75
4560 Ф00532 10381019
4570 øøø536 E50ø
4580 Ø\emptyset\emptyset538 Dø381018
4590 00053C E140
460\emptyset \emptyset\emptyset\emptyset53E 10381ø19
4610 øø0542 E54ø
4620 Ø00544 D0781018
4630 Ø00548 06403619
4640 00054C 31C01018
4650 000550 E048
4660 Øøø552 4E75
4670
4680
4690
4700
4710
4720
4730
4740
4750 Ø00554 48E7Fø8\emptyset
4760 000558 600C
4770
4780 \emptyset0055A 48E7Fø8\emptyset
479ø øø055E \emptyset6ø1øø8\emptyset
480\emptyset \emptyset\emptyset0562 Ø6020ø8\emptyset
4810 \emptyset0\emptyset566 ø240000F
482ø øøø56A 61øøøøøE
4830 øø056E C243
4840 00057\emptyset8041
4850 Øøø572 308\emptyset
```

```
NEG.B Dl
BSR DSPLY
NEG.B D2
BSR DSPLY
NEG.B Dl
BSR DSPLY
MOVEM.L (A7)+,D1/D2
SUB #1,D6
BNE RUN2
SUB #l,D7
BNE RUNI
RTS
*
*
**
RAND BSR RANDI
MOVE D\emptyset,DI
BSR RANDI
MOVE Dø,D2
RAND2 BSR RAND1
    AND.B #$F,D\emptyset
    BEQ RAND2
    CMP.B #$ø8,D\varnothing
    BEQ RAND2
    RTS
RAND1 MOVE.B RANADD+1,D\emptyset
    ASL.B 2,DØ
    ADD.B RANADD,D\emptyset
    ASL 8,D\emptyset
    MOVE.B RANADD+1,D\emptyset
    ASL 2,D\emptyset
    ADD RANADD,D\emptyset
    ADD #$3619,D\emptyset
    MOVE D\emptyset,RANADD
    LSR 8,D\emptyset
    RTS
*
*
*
*DSPLY (C,X,Y)
* D\emptyset=COLOR
* Dl=X 8-BITS
* D2=Y 8-BITS
*
DSP MOVEM.L D\emptyset-D3/A\emptyset,-(A7)
    BRA.S DSPI
*
DSPLY MOVEM.L D@-D3/A\emptyset,-(A7)
ADD.B #128,D1
ADD.B #128,D2
DSP1 AND #$F,D\emptyset
BSR GETADD
AND D3,D1
OR Dl,D\emptyset
MOVE D\emptyset,(A\emptyset)
```

```
4860 Ø0\emptyset574 4CDF\emptyset1\emptysetF MOVEM.L (A7) +,D\emptysetMD3/A\emptyset
4870 \emptyset\emptyset0578 4E75
4880 00057A Ø24100FF
489\emptyset øøø57E 363CFFF\emptyset
490\emptyset \emptyset\emptyset\emptyset582 E142
491\emptyset \emptyset\emptyset\emptyset584 D242
492\emptyset Ø\emptyset\emptyset586 Ø281Ø\emptyset\emptyset\emptysetFFFF
4930 00058C 3401
4940 øøø58E E449
4950 Ø0ø590 E341
4960 ø\emptysetø592 207Cøø\emptyset1øø\emptyset\emptyset
497\emptyset \emptyset\emptyset\emptyset598 DlCl
4980 Ø\emptysetø59A Ø242øø03
499ø Øøø59E 67ø8
50øø \emptyset\emptysetø5A\emptyset E940
501\emptyset \emptyset\emptyset05A2 E95B
    \emptyset \emptyset\emptyset\emptyset5A4 5342
    \emptyset \emptyset\emptyset\emptyset5A6 66F8
5030 øøø5A8 321ø
504\emptyset Ø\emptyset\emptyset5AA 4E75
5050
5060
507\emptyset \emptyset\emptyset\emptyset5AC 3601
5ø8\emptyset \emptyset\emptyset\emptyset5AE 38ø2
5ø9\emptyset \emptyset\emptysetø5B\emptyset 4883
51øø \emptysetø05B2 4884
5110.0005B4 E64B
512\emptyset \emptyset\emptyset\emptyset5B6 E64C
513ø øøø5B8 94ø3
514\emptyset \emptysetø05BA 9204
5150 Ø005BC 4E75
5160
5170 ø005BE 36ø2
5180 Ø005C\emptyset4883
5190 \emptyset005C2 E64B
52øø øøø5C4 92ø3
5210 øøø5C6 3801
522\emptyset ø\emptysetø5C84884
523\emptyset \emptyset\emptyset\emptyset5CA E64C
5240 Øø05CC D4ø4
525\emptyset Ø0ø5CE 4E75
5260
5270
528ø ø\emptyset05D\emptyset 3602
529\emptyset \emptyset005D2 4883
5300 0005D4 E24B
531ø \emptyset\emptyset05D6 D2ø3
532\emptyset \emptysetøø5D8 38ø1
5330 Ø005DA 4884
5340 \emptyset005DC E24C
5350 øø05DE 9404
5360 \emptyset0ø5E\emptyset 4E75
5370
538\emptyset Ø005E2 3602
5390 0005E44883
    RTS
GETADD AND #$FF,DI
    MOVE #$FFFØ,D3
    ASL 8,D2
    ADD D2,D1
    AND.L #$FFFF,D1
    MOVE D1,D2
    LSR 2,D1
    ASL 1,Dl
    MOVE.L #$10\emptyset\emptyset\emptyset,A\emptyset
    ADD.L Dl,A\emptyset
    AND #3,D2
    BEQ.S DSPLYI
DSPLY2 ASL 4,D\emptyset
    ROL 4,D3
    SUB #1,D2
    BNE DSPLY2
DSPLY1 MOVE (A\emptyset),D1
    RTS
*
*
EQU1 MOVE Dl,D3
    MOVE D2,D4
    EXT D3
    EXT D4
    LSR 3,D3
    LSR 3,D4
    SUB.B D3,D2
    SUB.B D4,DI
    RTS
*
EQU2 MOVE D2,D3
    EXT D3
    LSR 3,D3
    SUB.B D3,D1
    MOVE Dl,D4
    EXT D4
    LSR 3,D4
    ADD.B D4,D2
    RTS
*
*
EQU3 MOVE D2,D3
    EXT D3
    LSR 1,D3
    ADD.B D3,D1
    MOVE Dl,D4
    EXT D4
    LSR 1,D4
    SUB.B D4,D2
    RTS
*
EQU4 MOVE D2,D3
    EXT D3
```

```
5400 ø0ø5E6 E64B LSR 3,D3
5410 øøø5E8 9203
5420 Øø05EA 3801
5430 Ø\emptyset\emptyset5EC 4884
5440 Ø\emptyset\emptyset5EE E64C
5450 Øø05F\emptyset 9404
546\emptyset ø\emptyset\emptyset5F2 4E75
5470
548\emptyset øø\emptyset5F4 36\emptyset2
5490 øøø5F6 4883
5500 \emptyset\emptyset\emptyset5F8 E24B
551\emptyset \emptyset\emptyset\emptyset5FA 9203
5520 ØD05FC 3801
5530 Ø005FE 4884
5540. Øø\emptyset60\emptyset E44C
5550 ø\emptyset\emptyset602 D4ø4
5560 øøø604 4E75
557\emptyset Øøø606 2C7Cø\emptysetø225AC
5580 \emptyset\emptyset060C 3A3Cøø02
5590 \emptyset\emptyset\emptyset610 610ø\emptyset\emptyset44
5600 \emptyset\emptyset\emptyset614 3E3C\emptyset\emptyset2\emptyset
5610 Øø\emptyset618 61ø\emptysetFEC\emptyset
5620 ø0061C 610øøø2C
563ø øøø620 48E704ø2
5640 Ø0ø624 6100008E
5650 \emptyset\emptyset062.8 4CDF402\emptyset
5660 \emptyset\emptyset062C 610øø\emptyset1C
    øø\emptyset630 5345
    \emptyset\emptyset\emptyset632 66DC
5680 ø\emptyset0634 61øø\emptysetø34
5690 \emptyset\emptysetø638 DDFCø\emptysetø\emptyset\emptyset\emptyset12
57øø ø\emptyset063E BDFCøø0226ø6
5710 øøø644 67\emptysetøø1D2
572\emptyset Øøø648 60C2
5730 Ø\emptyset\emptyset64A 283C\emptyset\emptyset\emptysetAFFFF
5740 \emptyset0\emptyset650 5384
5750 Øø\emptyset652 66FC
5760 \emptyset\emptyset\emptyset654 4E75
5770 Øø\emptyset656 428\emptyset
5780 000658 323C2000
5790 0øø65C 207Cøøø10ø0\emptyset
5800 Ø0ø662 20C\emptyset
    \emptyset ø\emptysetø664 5341
    \emptyset Ø0\emptyset666 66FA
5820 \emptyset\emptysetø668 4E75
5830 \emptyset\emptyset\emptyset66A 48E7FFFE
5840 ø0ø66E 4EB90øø2lF18
5850 0ø0674 2CFC53482053
586\emptyset \emptyset\emptyset\emptyset67A 2CFC4C494445
587\emptyset ø\emptyset\emptyset68\emptyset 1CBC\emptyset\emptyset2\emptyset
5880 ø\emptyset\emptyset684 61ø\emptysetFA62
5890 øøø688 61C\emptyset
590ø ØDø68A 4EB9\emptysetøø21F18
5910 Øøø690 2CFC53482ø4D
592ø øøø696 2CFC41534B2ø
```

```
    SUB.B D3,D1
```

    SUB.B D3,D1
    MOVE D1,D4
    MOVE D1,D4
    EXT D4
    EXT D4
    LSR 3,D4
    LSR 3,D4
    SUB.B D4, D2
    SUB.B D4, D2
    RTS
    RTS
    *
    *
    EQU5 MOVE D2,D3
EQU5 MOVE D2,D3
EXT D3
EXT D3
LSR 1,D3
LSR 1,D3
SUB.B D3,D1
SUB.B D3,D1
MOVE D1,D4
MOVE D1,D4
EXT D4
EXT D4
LSR 2,D4
LSR 2,D4
ADD.B D4,D2
ADD.B D4,D2
RTS
RTS
Q9 MOVE.L \#\$225AC,A6
Q9 MOVE.L \#\$225AC,A6
Q91 MOVE \#2,D5
Q91 MOVE \#2,D5
Q92 BSR CMQ
Q92 BSR CMQ
MOVE \#\$2め,D7
MOVE \#\$2め,D7
BSR RUN1
BSR RUN1
BSR DLYQ
BSR DLYQ
MOVEM.L D5/A6, - (A7)
MOVEM.L D5/A6, - (A7)
BSR HPI
BSR HPI
MOVEM.L (A7)+,D5/A6
MOVEM.L (A7)+,D5/A6
BSR DLYQ
BSR DLYQ
SUB \#l,D5
SUB \#l,D5
BNE Q92
BNE Q92
BSR LOGO
BSR LOGO
ADD.L \#\$12,A6
ADD.L \#\$12,A6
CMP.L \#\$226ø6,A6
CMP.L \#\$226ø6,A6
BEQ Q8
BEQ Q8
BRA Q91
BRA Q91
DLYQ MOVE.L \#\$øøøAFFFF,D4
DLYQ MOVE.L \#\$øøøAFFFF,D4
DLYQ1 SUB.L \#l,D4
DLYQ1 SUB.L \#l,D4
BNE DLYQI
BNE DLYQI
RTS
RTS
CMQ CLR.L Dø
CMQ CLR.L Dø
MOVE \#\$2øøø,D1
MOVE \#\$2øøø,D1
MOVE.L \#\$1øøøø,Aø
MOVE.L \#\$1øøøø,Aø
CMQ1 MOVE.L Dø,(Aø) +
CMQ1 MOVE.L Dø,(Aø) +
SUB \#l,Dl
SUB \#l,Dl
BNE CMQI
BNE CMQI
RTS
RTS
LOGO MOVEM.L DØ-D7/AØ-A6,-(A7)
LOGO MOVEM.L DØ-D7/AØ-A6,-(A7)
JSR FIXBUF
JSR FIXBUF
MOVE.L \#'SH S',(A6)+
MOVE.L \#'SH S',(A6)+
MOVE.L \#'LIDE', (A6) +
MOVE.L \#'LIDE', (A6) +
MOVE.B \#' ', (A6)
MOVE.B \#' ', (A6)
BSR SHQ
BSR SHQ
BSR DLYQ
BSR DLYQ
JSR FIXBUF
JSR FIXBUF
MOVE.L \#'SH M',(A6) +
MOVE.L \#'SH M',(A6) +
MOVE.L \#'ASK ',(Aб) +

```
    MOVE.L \#'ASK ',(Aб) +
```

| 5930 | 00069C | $6100 F A 4 A$ | BSR SHQ |
| :---: | :---: | :---: | :---: |
| 5940 | Øøø6Aø | $4 \mathrm{CDF7FFF}$ | MOVEM．L（A7）＋，DØ－D7／AØ－A6 |
| 5950 | øøø6A4 | 283Cøø10FFFF | MOVE．L \＃\＄øøl＠FFFF，D4 |
| 5960 | Øøø6AA | 60.4 | BRA DLYQ1 |
| 5970 |  |  | ＊ |
| 5980 | øøø6AC | 61000øø6 | HP BSR HPl |
| 5990 | øøø6Bø | 6øøøF9CA | BRA RETURN |
| $6 \varnothing \varnothing \square$ | øøø6B4 | 267Cøøøø1080 | HPI MOVE．L \＃ARRAY，A3 |
| 6010 | øøø6BA | 619A | BSR CMQ |
| 6020 | øøø6BC | 4241 | CLR D1 |
| 6030 | øøø6BE | 4242 | CLR D2 |
| 6040 | めø日6Сø | 363CD日FF | MOVE \＃\＄FF，D3 |
| 6050 | øøø6C4 | 3803 | MOVE D3，D4 |
| 6060 | øøø6С6 | 6100FE6A | BSR RANDI |
| 6070 | Øøø6CA | め20めのロロ7 | AND．B \＃ $7, D \emptyset$ |
| 6080 | Øøø6CE | 5A＠D | ADD．B \＃5，Dø |
| 6090 | øøø6Dø | E340 | ASL 1，Dø |
| 6100 | 9øø6D2 | 11C01ø14 | MOVE．B Dø，NUMPT |
| 6110 | øøø6D6 | 6100FE5A | BSR RANDI |
| 6120 | øøø6DA | Ø20日øø1F | AND．B \＃\＄1F，Dø |
| 6130 | øøø6DE | øøøめロロø5 | OR．B \＃\＄5，Dø |
| 6140 | Øøø6E2 | 11 C 1016 | MOVE．B D®，SCALE |
| 6150 | りøø6E6 | 4245 | CLR D5 |
| 6160 | Øøø6E8 | 610øFE48 | H6 BSR RAND |
| 6170 | Øøø6EC | Ø24000FF | AND \＃\＄FF，Dø |
| 6180 | Øøø6Fø | $178050 \emptyset 0$ | MOVE．B D $\emptyset, \emptyset(A 3, D 5)$ |
| 6190 | Øøø6F4 | B240 | CMP Dø，Dl |
| 6200 | Øøø6F6 | 6Aø2 | BPL．S Hl |
| 6210 | øøø6F8 | 1200 | MOVE．B D $\emptyset, D 1$ |
| 6220 | Øøø6FA | B64ø | H1 CMP D®，D3 |
| 6230 | 0øø6FC | 6Bø2 | BMI．S H2 |
| 6240 | Øøロ6FE | $160 \emptyset$ | MOVE．B Dø，D3 |
| 6250 | øøø7øø | 610øFE3ø | H2 BSR RAND1 |
| 6260 | 000704 | Ø24000FF | AND \＃\＄FF，Dø |
| 6270 | 000708 | $178050 \emptyset 1$ | MOVE．B D $0,1(\mathrm{~A} 3, \mathrm{D} 5)$ |
| 6280 | Øøロ7øC | B44ø | CMP D $\emptyset, D 2$ |
| 6290 | Øøø70E | 6Aø2 | BPL．S H3 |
| 6300 | 000710 | 1400 | MOVE．B Dø，D2 |
| 6310 | めø0712 | B84ø | H3 CMP Dø，D4 |
| 6320 | øø0714 | 6B02 | BMI．S H4 |
| 6330 | 0ø0716 | $180 \emptyset$ | MOVE．B Dø，D4 |
| 6340 | めøø718 | BA381014 | H4 CMP．B NUMPT，D5 |
| 6350 | 0øø71C | 6704 | BEQ．S H5 |
| 6360 | øøø71E | 5405 | ADD．${ }^{\text {\＃}} 2$ ，D5 |
| 6370 | øøø72ø | 6 6c6 | BRA H6 |
| 6380 |  | øøøøø722 | H5 EQU＊ |
| 6390 | Øøø722 | 9203 | H8 SUB．B D3，D1 |
| 6400 | 000724 | 9404 | SUB．B D4，D2 |
| 6410 | øøø726 | 4245 | CLR D5 |
| 6420 | 000728 | 973350øø | H61 SUB．B D3， $0(A 3, D 5)$ |
| 6430 | 00072 C | 99335001 | SUB．B D4，1（A3，D5） |
| 6440 | ø0ø73ø | BA381014 | CMP．B NUMPT，D5 |
| 6450 | 000734 | 6704 | BEQ． S H9 |
| 6460 | øøø736 | 5405 | ADD．B \＃2，D5 |
| 6470 | 000738 | 6øEE | BRA H61 |

```
6480 Øø073A 4243 H9 CLR D3
6490 Ø\emptyset\emptyset73C 2\emptyset3C\emptyset0\emptyset\emptysetFF\emptyset\emptyset MOVE.L #$FF\emptyset\emptyset,D\emptyset
6500 \emptysetø0742 Ø2410øFF AND #$FF,Dl
6510 \emptyset\emptyset0746 80Cl DIVU Dl,D\emptyset
6520 ø00748 4245 CLR D5
6530 Ø0074A 1633500\emptyset Hl2 MOVE.B \emptyset(A3,D5),D3
6540 \emptyset\emptyset\emptyset74E C6C\emptyset MULU D\emptyset,D3
6550 ø00750 E04B LSR 8,D3
6560 ø\emptyset\emptyset752 178350ø\emptyset MOVE.B D3,\emptyset(A3,D5)
6570 \emptyset\emptyset\emptyset756 BA381ø14 CMP.B NUMPT,D5
658\emptyset Ø0\emptyset75A 6704 BEQ.S Hll
6590 00075C 5405 ADD.B #2,D5
660\emptyset 00075E 60EA BRA Hl2
6610 \emptyset\emptyset\emptyset76\emptyset 2\emptyset3C\emptyset\emptyset\emptyset\emptysetFF\emptyset\emptyset Hll MOVE.L #$FF\emptyset\emptyset,D\emptyset
6620 \emptyset\emptyset\emptyset766 Ø242\emptysetøFF AND #$FF,D2
6630 Ø0076A 80C2
6640 \emptyset\emptyset\emptyset76C 4245
6650 0ø076E 163350ø1
6660 øøø772 C6Cø
667\emptyset \emptyset\emptyset0774 Eø4B
668\emptyset øøø776 17835\emptysetø1
6690 Ø0077A BA381014
6700 00077E 6704
6710 000780 5405
6720 ø\emptyset0782 60EA
6730 ø00784 31D310ø\emptyset
6740 ø\emptyset\emptyset788 3E3C0ø1C
6750 00078C 54381014
6760 \emptyset\emptyset\emptyset790 1A381ø14
6770 øøø794 379350øø
6780 øø0798 ЗСЗсøøø4
6790 øøø79C 6100FD94
680\emptyset \emptyset\emptyset\emptyset7A\emptyset Ø240\emptyset\emptyset\emptysetF
6810 \emptyset\emptyset07A4 67F2
6820 \emptyset\emptyset07A6 \emptysetC\emptyset\emptyset\emptyset\emptyset\emptyset8
6830 \emptyset\emptyset07AA 67EC
6840 \emptyset\emptyset\emptyset7AC \emptysetC\emptyset\emptyset\emptyset\emptyset\emptysetF
6850 øø07B\emptyset 67E6
6860 øøø7B2 4245
6870 øøø7B4 123350øø
6880 øø07B8 143350ø1
6890 øøø7BC 61øøøø8A
6900 øø07C0 BA381014
6910 0007C4 6748
6920 øøø7C6 12335002
6930 øø07CA 143350øø
6940 \emptyset\emptyset\emptyset7CE \emptyset2410\emptysetFF
6950 Øøø7D2 Ø242øøFF
6960 øø07D6 9242
6970 \emptyset007D8 16381ø16
6980 \emptyset\emptyset07DC Ø24300FF
6990 0007E0 C3C3
7øø\emptyset Øøø7E2 Eø49
7010 Ø007E4 D3335000
7ø2\emptyset øøø7E8 12335øø3
\begin{tabular}{|c|c|c|c|}
\hline 6480 & øø073A & 4243 & H9 CLR D3 \\
\hline 6490 & ø0．73C & 203CøD日のFFøの & MOVE．L \＃\＄FFøø，Dø \\
\hline 6500 & øø0742 & Ø24100FF & AND \＃\＄FF，D1 \\
\hline 6510 & Øø0746 & 80 Cl & DIVU Dl，Dø \\
\hline 6520 & 000748 & 4245 & CLR D5 \\
\hline 6530 & øøø74A & 16335000 & H12 MOVE．B ø（A3，D5），D3 \\
\hline 6540 & øøø74E & C6Cø & MULU D0，D3 \\
\hline 6550 & øø0750 & Eø4B & LSR 8，D3 \\
\hline 6560 & øøø752 & \(1783500 \emptyset\) & MOVE．B D3，\(\varnothing(\mathrm{A} 3, \mathrm{D} 5)\) \\
\hline 6570 & Ø00756 & BA381014 & CMP．B NUMPT，D5 \\
\hline 6580 & øøø75A & 6704 & BEQ．S Hll \\
\hline 6590 & 00075C & 5405 & ADD．\({ }^{\text {\＃}}\) 2，D5 \\
\hline 6600 & 00075E & 60EA & BRA H12 \\
\hline 6610 & øø076ø & 2ø3Cめø日øFFøø & Hll MOVE．L \＃\＄FFøø，Dø \\
\hline 6620 & øø0766 & Ø2420øFF & AND \＃\＄FF，D2 \\
\hline 6630 & øøø76A & 8øC2 & DIVU D2，Dø \\
\hline 6640 & øøø76C & 4245 & CLR D5 \\
\hline 6650 & øø日76E & 16335001 & H14 MOVE．B l（A3，D5），D3 \\
\hline 6660 & øøø772 & C6Cø & MULU D0，D3 \\
\hline 6670 & Ø00774 & Eø 4B & LSR 8，D3 \\
\hline 6680 & 000776 & 1783501 & MOVE．B D3，1（A3，D5） \\
\hline 6690 & øøø77A & BA381014 & CMP．B NUMPT，D5 \\
\hline 6700 & 00077E & 6704 & BEQ．S Hl3 \\
\hline 6710 & øø078ø & 5405 & ADD．\({ }^{\text {\＃2，D5 }}\) \\
\hline 6720 & øøø782 & 6øEA & BRA H14 \\
\hline 6730 & Øø0784 & 31D310øø & H13 MOVE（A3），X1 \\
\hline 6740 & øøø788 & 3E3C0ø1C & H131 MOVE \＃\＄1C，D7 \\
\hline 6750 & 90078C & 54381014 & H132 ADD．B \＃2，NUMPT \\
\hline 6760 & øøø79ø & 1A381014 & MOVE．B NUMPT，D5 \\
\hline 6770 & øøø794 & 379350ø0 & MOVE（A3）， \(0(\mathrm{~A} 3, \mathrm{D} 5)\) \\
\hline 6780 & øøø798 & 3 C 3 C øø 4 & H15 MOVE \＃4，D6 \\
\hline 6790 & øø079C & 6100FD94 & BSR RAND1 \\
\hline 6800 & øøø7Aø & Ø240日øめF & AND \＃\＄F，D \(\emptyset\) \\
\hline 6810 & øøø7A4 & 67 F 2 & BEQ H15 \\
\hline 6820 & ø007A6 & øCøの日のø8 & CMP．B \＃\＄8，Dø \\
\hline 6830 & Øøø7AA & 67EC & BEQ H15 \\
\hline 6840 & øøロ7AC & øCøの日øøF & CMP．B \＃\＄F，Dø \\
\hline 6850 & øøø7Bø & 67E6 & BEQ H15 \\
\hline 6860 & øø日7B2 & 4245 & HP6 CLR D5 \\
\hline 6870 & øøø7B4 & \(1233500 \square\) & H17 MOVE．B \(\quad\)（A3，D5），D1 \\
\hline 6880 & øøø7B8 & 14335001 & MOVE．B 1（A3，D5 ，D2 \\
\hline 6890 & øø日7BC & 61øø日ø8A & HP17 BSR LINE \\
\hline 6900 & øø07Cø & BA381014 & CMP．B NUMPT，D5 \\
\hline 6910 & øøø7C4 & 6748 & BEQ．S Hl6 \\
\hline 6920 & øøø7c6 & 12335002 & MOVE．B \(2(\mathrm{~A} 3, \mathrm{D} 5), \mathrm{D} 1\) \\
\hline 6930 & øøø7CA & 143350ø0 & MOVE．B ¢（A3，D5），D2 \\
\hline 6940 & Ø0ø7CE & Ø2410日FF & AND \＃\＄FF，DI \\
\hline 6950 & øøø7D2 & Ø2420øFF & AND \＃\＄FF，D2 \\
\hline 6960 & øø日7D6 & 9242 & SUB D2，D1 \\
\hline 6970 & øøø7D8 & 16381016 & MOVE．B SCALE，D3 \\
\hline 6980 & Ø0ø7DC & Ø2430日FF & AND \＃\＄FF，D3 \\
\hline 6990 & Ø007Eø & C3C3 & MULS D3，D1 \\
\hline 7000 & øø07E2 & E049 & LSR 8，D1 \\
\hline 7010 & øめロ7E4 & D3335000 & ADD． \(\mathrm{B}^{\text {D }}\) ，ø（A3，D5） \\
\hline 7620 & のøø7E8 & 12335003 & MOVE．B 3 （A3，D5），D1 \\
\hline
\end{tabular}
```

```
703\emptyset Ø007EC Ø241ø\emptysetFF
7040 Ø0\emptyset7F\emptyset 143350ø1
7050 \emptysetø\emptyset7F4 Ø24200FF
7060 00ø7F8 9242
7070 0007FA 16381016
7\emptyset8\emptyset Ø\emptyset07FE Ø2430øFF
7\emptyset90 øø08ø2 C3C3
710\emptyset Ø00804 E049
7110 00ø806 D33350ø1
712\emptyset Ø\emptyset\emptyset8\emptysetA 5445
7130 00ø80С 60А6
7140 ø\emptysetø80E 5346
7150 Øøø81\emptyset 66A\emptyset
7160 Øøø812 5347
7170 0008146682
7180 Ø0ø816 4E75
7190 Ø0ø818 610øFE9A
72ø\emptyset øøø81C 283C\emptyset\emptyset\emptysetAFFFF
7210 ø0ø822 610øFE2C
722\emptyset \emptyset\emptyset\emptyset826 6\emptysetF\emptyset
7230 *
7240 *
```



```
7260 Øøø828 122900ø2 DXDY MOVE.B 2(Al),D1
727\emptyset ø0ø82C 9211
728\emptyset \emptyset\emptyset\emptyset82E 650A
7290 øøø830 13410ø04
7300 ø00834 422900ø6
7310 000838 4E75
732ø øøø83A 137Cøøø1øøø6
7330 ø0ø840 4401
7340 \emptyset00842 13410ø04
7350 Øøø846 4E75
7 3 6 0
7370
7380 Øøø\emptyset0848
7390 ø\emptysetø848 48E7FFFE
7400 00ø84C 227C0日0ø10øø
7410 øøø852 134100ø2
7420 0øø856 13420ø03
7430 00085A 1211
7440 00ø85C 14290001
745\emptyset \emptysetøø86\emptyset 61øøFCF2
7 4 6 0 ~ 0 0 ø 8 6 4 ~ 6 1 C 2 ~
7470 000866 5289
7480 \emptysetøø868 61BE
749\emptyset Ø\emptyset\emptyset86A 5389
750\emptyset \emptyset0086C 1211
7510 Øøø86E 14290001
752\emptyset0\emptyset0872 4A290ø04
7530 000876 6766
7540 \emptyset00878 4A290005
7550 ø0087C 6700øø88
7560 Ø0ø880 162900ø4
7570 øøø884 B6290øø5
```

AND \#\$FF,Dl
MOVE.B $1(A 3, D 5), D 2$
AND \#\$FF,D2
SUB D2,D1
MOVE.B SCALE,D3
AND \#\$FF,D3
MULS D3,D1
LSR 8,Dl
ADD. B Dl,1(A3,D5)
ADD \#2,D5
BRA H17
H16 SUB \#l,D6
BNE HP6
SUB \#1,D7
BNE H15
RTS
Q8 BSR HP1
MOVE.L \#\$AFFFF,D4
BSR DLYQI
BRA Q8
*
*
*
DXDY MOVE.B 2(Al),Dl
SUB.B (Al), Dl
BCS.S XNEG
MOVE.B Dl,4(Al)
CLR.B 6 (A1)
RTS
XNEG MOVE.B \#1,6(Al)
NEG.B Dl
MOVE.B Dl,4(Al)
RTS
*
*
LINE EQU *
DRAW MOVEM.L D $\varnothing \sim D 7 / A \emptyset-A 6,-(A 7)$
MOVE.L \#XI,AI
MOVE.B Dl, 2 (Al)
MOVE.B D2,3(A1)
MOVE.B (Al), DI
MOVE.B $1(A 1), D 2$
BSR DSP
DRAWI BSR DXDY
ADD.L \#l,Al
BSR DXDY
SUB.L \#l,Al
MOVE.B (Al), Dl
MOVE.B $1(\mathrm{Al}), \mathrm{D} 2$
TST.B 4(A1)
BEQ.S DXZ
TST.B 5(Al)
BEQ DYZ
MOVE.B 4(A1),D3
CMP.B 5 (A1), D3

| 7580 | Ø0ø888 | 660日の日BD | BNE FULMOV |
| :---: | :---: | :---: | :---: |
| 7590 | ø0ø88C | 4A2900ø6 | TST．B 6（Al） |
| 7600 | øøø89ø | 6626 | BNE．S SXN |
| 7610 | Ø0ø892 | 4A2900ø7 | TST．B 7 （Al） |
| 7620 | øøø896 | 6636 | BNE．S SYN |
| 7630 | øøø898 | 6100 FCBA | XPYPI BSR DSP |
| 7640 | øøø89 | 5201 | ADD．B \＃1，D1 |
| 7650 | øøø89E | 5202 | ADD．B \＃1，D2 |
| 7660 | Øøø8AØ | B22900ø2 | CMP．B 2（Al），Dl |
| 7670 | Øøø8A4 | 66 F 2 | BNE XPYPI |
| 7680 | Øøø8A6 | 607 E | BRA．S XYDONE |
| 7690 | Øøø8A8 | 610日FCAA | SXNSYN BSR DSP |
| 7700 | Øøø8AC | 5301 | SUB．B \＃1，D1 |
| 7710 | のøø8AE | 5302 | SUB．B \＃1，D2 |
| 7720 | Øøø8Вø | B22900ø2 | CMP．B 2（Al），Dl |
| 7730 | øøø8B4 | 66F2 | BNE SXNSYN |
| 7740 | øø日8В6 | $6 \emptyset 6 E$ | BRA．S XYDONE |
| 7750 | Øø ¢8B8 | 4A290007 | SXN TST．${ }^{\text {（ }}$（Al） |
| 7760 | øøø8BC | 66EA | BNE．S SXNSYN |
| 7770 | øøø8BE | 6100 FC 94 | SNP BSR DSP |
| 7780 | øø日8С2 | 5301 | SUB．B \＃1，Dl |
| 7790 | øøロ8C4 | 5202 | ADD．B \＃1，D2 |
| 7800 | øøø8С6 | B22900ø2 | CMP．B 2（Al），DI |
| 7810 | øøø8CA | 66F2 | BNE SNP |
| 7820 | øøø8CC | 6058 | BRA．S XYDONE |
| ． 7830 | øøø8СЕ | 6100FC84 | SYN BSR DSP |
| 7840 | øø日82 | 5201 | ADD．B．\＃1，D1 |
| 7850 | øøø8D4 | 5302 | SUB．B \＃1，D2 |
| 7860 | øøø8D6 | B22900ø2 | CMP．B 2（Al），D1 |
| 7870 | ロøø8DA | $66 F 2$ | BNE SYN |
| 7880 | øøø8DC | 6048 | BRA．S XYDONE |
| 7890 | øøø8DE | 4A290005 | DXZ TST．${ }^{\text {（ }}$（A1） |
| 7900 | øø日8E2 | 6742 | BEQ．S XYDONE |
| 7910 | øøø8E4 | 4 A 290007 | TST．${ }^{\text {7（Al）}}$ |
| 7920 | のøø8E8 | 660 E | BNE．S DXZYN |
| 7930 | Øøø8EA | 610日FC68 | DXZI BSR DSP |
| 7940 | Øøø8EE | 5202 | ADD．B \＃1，D2 |
| 7950 | のøの8Fø | B429000 3 | CMP．B 3 （Al），D2 |
| 7960 | りøø8F4 | 66F4 | BNE DXZI |
| 7970 | Øøの8F6 | 602 E | BRA．S XYDONE |
| 7980 | Øøø8F8 | 610日FC5A | DXZYN BSR DSP |
| 7990 | øø日8FC | 5302 | SUB．B \＃1，D2 |
| 8000 | Øøø8FE | B4290003 | CMP．B 3 （A1），D2 |
| 8010 | øøø9ø2 | 66F4 | BNE DXZYN |
| 8020 | øøø9ø4 | 6020 | BRA．S XYDONE |
| 8030 | øøø9ø6 | $4 \mathrm{~A} 2900 \emptyset 6$ | DYZ TST．B 6（Al） |
| 8040 | Øøø9øA | 660 E | BNE．S DYZN |
| 8050 | 0øø9øC | 610øFC46 | DYZl BSR DSP |
| 8060 | øøø91ø | 5201 | ADD．B \＃1，D1 |
| 8070 | 000912 | B2290002 | CMP．B 2（Al），Dl |
| 8080 | 00ø916 | 66 F 4 | BNE DYZ1 |
| 8090 | Ø0ロ918 | $6 \emptyset 0 \mathrm{C}$ | BRA．S XYDONE |
| 8100 | Ø0ø91A | 6100FC38 | DYZN BSR DSP |
| 8110 | 00091E | 5301 | SUB．B \＃1，Dl |
| 8120 | 000920 | B2290002 | CMP．${ }^{\text {（ }}$（Al），D1 |

```
8130 ø\emptyset0924 66F4 BNE DYZN
8140 Øøø926 32A90øø2 XYDONE MOVE 2(Al),(Al)
8150 ø\emptysetø92A 1211 MOVE.B (Al),Dl
8160 øøø92C 1429øøø1 MOVE.B 1(A1),D2
8170 \emptyset\emptyset0930 610\emptysetFC22
8180 \emptyset\emptyset\emptyset934 4CDF7FFF
8190 ø\emptyset0938 4E75
8200 Øøø93A 33510øø8
8210 ø\emptysetø93E 162900ø4
8220 ø\emptyset0942 96290005
8230 ø\emptyset\emptyset946 62ø8
8240 ø\emptyset\emptyset948 337Cøø\emptyset10øøA MOVE #$1,10(Al)
8250 \emptyset0\emptyset94E 6046 BRA.S FUL4
```



```
8270 \emptyset\emptyset\emptyset956 603E BRA.S FUL4
8280 \emptyset\emptyset\emptyset958 1629\emptyset\emptyset\emptyset8 FUL2 MOVE.B 8(Al),D3
8290 00095C 9611 SUB.B (Al),D3
8300 \emptyset\emptysetø95E 6402 BCC.S FUL2I
8310 000960 4403
8320 øøø962 Ø2430øFF
8330 øøø966 18290øø5
8340 ø\emptysetø96A Ø244\emptyset\emptysetFF
8350 \emptyset\emptyset\emptyset96E C6C4
8360 ø\emptysetø970 18290øø9
8370 ø\emptysetø974 9829øøø1
8380 Ø0\emptyset978 6402
8390 \emptyset0097A 4404
8400 Ø0097C 1A2900\emptyset4
8410 øø\emptyset980 Ø2440øFF
842\emptyset øø\emptyset984 ø2450øFF
8430 Ø0\emptyset988 C8C5
8440 Ø\emptyset\emptyset98A 4A2900\emptysetA
8450 00098E 660E
8460 \emptyset0\emptyset990 B883
8470 \emptyset\emptysetø992 6710
8480 \emptysetø\emptyset994 620E
8490 øøø996 3369øø\emptysetA\emptysetøøE
850\emptyset øøø99C 6øøC
8510 00099E B883
8520 øø\emptyset9A\emptyset 6702
8530 øøø9A2 62F2
8540 Øøø9A4 337C\emptyset1\emptyset1ø\emptyset0E GREAT MOVE #$\emptyset1ø1,14(Al)
8550 \emptyset\emptyset\emptyset9AA 1229\emptysetøø8, SAME MOVE.B 8(Al),D1
8560 Ø0ø9AE 142900\emptyset9
8570 ø009B2 4A29øøø7
8580 ø0ø9B6 66ø6
8590 øøø9B8 D429øø\emptysetF
860ø øøø9BC 6øø4
8610 ø\emptysetø9BE 9429øø\emptysetF
862\emptyset øøø9C2 1342øøø9
8630 øøø9C6 4A29øøø6
8640 øøø9CA 66ø6
8650 Ø0ø9CC D229øøøE
8660 øDø9DD 60ø4
8670 øøø9D2 9229øø\emptysetE
```

| 8130 | Ø00924 | 66 F 4 | BNE DYZN |
| :---: | :---: | :---: | :---: |
| 8140 | øøø926 | 32A9øøø2 | XYDONE MOVE 2（Al），（Al） |
| 8150 | øøø92A | 1211 | MOVE．B（Al），Dl |
| 8160 | 0øø92C | 14290001 | MOVE．B 1（Al），D2 |
| 8170 | 000930 | 610øFC22 | BSR DSP |
| 8180 | Ø0ø934 | 4CDF7FFF | MOVEM．L（A7）＋，Dロ－D7／AØ－A6 |
| 8190 | øøø938 | 4E75 | RTS |
| 8200 | øøø93A | 33510008 | FULMOV MOVE（Al），8（Al） |
| 8210 | øøø93E | 16290004 | MOVE．B 4（Al），D3 |
| 8220 | øøø942 | 96290005 | SUB．B 5（A1），D3 |
| 8230 | øøø946 | 6208 | BHI．S FULI |
| 8240 | øøø948 | 337C0001000A | MOVE \＃\＄1，10（A1） |
| 8250 | øøø94E | 6046 | BRA．S FUL4 |
| 8260 | øø0950 | $337 C 0100 \varnothing 001$ | FULI MOVE \＃\＄1øø，1ø（A1） |
| 8270 | ø0ø956 | 603 E | BRA．S FUL4 |
| 8280 | 000958 | 162900ø8 | FUL2 MOVE．B 8 （A1），D3 |
| 8290 | ø0095C | 9611 | SUB．B（A1），D3 |
| 8300 | Ø0095E | 6402 | BCC．S FUL2 |
| 8310 | øøø96ø | 4403 | NEG．B D3 |
| 8320 | øø0962 | Ø2430日FF | FUL21 AND \＃\＄FF，D3 |
| 8330 | Øøø966 | 18290005 | MOVE．B 5（Al），D4 |
| 8340 | øøø96A | Ø2440日FF | AND \＃\＄FF，D4 |
| 8350 | øø日96E | С6C4 | MULU D4，D3 |
| 8360 | Øøø97ø | 182900ø9 | MOVE．B 9（Al），D4 |
| 8370 | øøø974 | 982900ø1 | SUB．B 1（Al），D4 |
| 8380 | øøø978 | 6402 | BCC．S FUL22 |
| 8390 | Øøø97A | 4404 | NEG．B D4 |
| 8400 | øø097C | 1A290004 | FUL22 MOVE．B 4（Al），D5 |
| 8410 | øøø98ø | Ø2440日FF | AND \＃\＄FF，D4 |
| 8420 | øøø984 | Ø2450øFF | AND \＃\＄FF，D5 |
| 8430 | Øøø988 | C8C5 | MULU D5，D4 |
| 8440 | øøø98A | 4A290日のA | TST．${ }^{\text {c }} 10$（Al） |
| 8450 | øø098E | 660 E | BNE．S FULY |
| 8460 | øøø99ø | B883 | CMP．L D3，D4 |
| 8470 | ロ0ø992 | 6710 | BEQ．S GREAT |
| 8480 | Øøø994 | 620 E | BHI．S GREAT |
| 8490 | øøø996 | 336900 の日øø日 | FUL4 MOVE $10(\mathrm{Al}), 14(\mathrm{Al})$ |
| 8500 | øø099C | 6øøC | BRA．S SAME |
| 8510 | Øø099E | B883 | FULY CMP．L D3，D4 |
| 8520 | øøø9Aø | 6702 | BEQ．S GREAT |
| 8530 | øøø9A2 | 62 F 2 | BHI．S FUL4 |
| 8540 | Øøø9A4 | $337 C 0101000 E$ | GREAT MOVE \＃\＄ø1ø1，14（Al） |
| 8550 | øøø9AA | 12290008 | SAME MOVE， B （ Al ），Dl |
| 8560 | Øøø9AE | 14290009 | MOVE．B 9（Al），D2 |
| 8570 | øø09B2 | 4A2900ø7 | TST．B 7（Al） |
| 8580 | øøø9B6 | 6606 | BNE．S NEGY |
| 8590 | øøø9B8 | D429øøøF |  |
| 8600 | øøø9BC | 6004 | BRA．S S2 |
| 8610 | øø09BE | 9429000F | NEGY SUB．B 15（A．1），D2 |
| 8620 | øøø9C2 | 13420øø9 | S2 MOVE．B D2，9（Al） |
| 8630 | øøø9С6 | 4A290øø6 | TST．B6（Al） |
| 8640 | øøø9CA | 6606 | BNE．S NEGX |
| 8650 | Ø009CC | D229ø0．0 | ADD．${ }^{\text {B }} 14$（Al）， DI |
| 8660 | øøø9Dø | 60104 | BRA．S S3 |
| 8670 | øøø9D2 | 922900øE | NEGX SUB．B 14（Al），Dl |

```
8680 0009D6 13410008
8690 \emptyset0\emptyset9DA 610øFB78
87ø0 øøø9DE B229øøø2
8710 0009E2 670A
8720 0009E4 B429øøø3
8730 ø009E8 6704
8740 Ø0\emptyset9EA 60ø0FF6C
8750 00ø9EE 32A9øøø8
8760 Ø0\emptyset9F2 60\emptyset\emptysetFE7\emptyset
8770 ø\emptyset09F6 øøøø
```

S3 MOVE.B Dl,8(Al)

```
FUL3 BSR DSP
    CMP.B 2(Al),D1
    BEQ.S DRAW2
    CMP.B 3(A1),D2
    BEQ.S DRAW2
    BRA FUL2
DRAW2 MOVE 8(Al),(Al)
    BRA DRAW1
    END
```

    TOTAL ERRORS
    日-
$\emptyset$

SYMBOL TABLE

| ARRAY | 0ø108ø | BA | の00454 | BLI | のøø364 | BL2 | øø0358 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BL3 | 0ø0 068 | BLACK | ø003ø8 | BLINK | øø034A | BLUE | øøø2FC |
| BX | Qøø18A | BXI | Øøø19A | BX11 | ø001B4 | BX2 | のøø1A4 |
| BX22 | の日も1吅 | BX3 | øøø19ø | BX33 | øøø1Dø | BX44 | øøø1DA |
| CHAR | の日の3B6 | CHARED | の日の3Aの | CHAREDI | のøロ3CE | CHARED 2 | øøø3Dø |
| CHARED 3 | のøø3D4 | CHARED 4 | øø03F8 | CHTAB | の日09F6 | CLRM | Ø00．74 |
| CM | のøøの68 | CMD | øøロ2ø4 | CMDI | のø日26A | CMD 2 | øøø288 |
| CMD 3 | Øロロ270 | CMD4 | 000276 | CMDTAB | øø18øø | CMQ | øø0656 |
| CMQ1 | のøø662 | COLOR | øø101ø | CR | ø0．27C | CRTC | め00øD2 |
| CYAN | のøø31A | DBLUE | øøø32C | DCYAN | øø0344 | DGR | øøø326 |
| DLY | のøø44A | DLY1 | 00044 E | DLYQ | のøø64A | DLYQ1 | のø0650 |
| DMAG | のøø33E | DOT | の日ø 41C | DRAW | の日ø848 | DRAW1 | øø0864 |
| DRAW2 | Øø日9EE | DRED | øøø32ø | DSP | øø0554 | DSP1 | øø0566 |
| DSPLY | øøø55A | DSPLY1 | の日05A8 | DSPLY2 | の日ロ 5Aø | DWARROW | øø0258 |
| DWH | めøø 332 | DXDY | ø00828 | DXZ | øø日8DE | DXZ1 | Øøロ8EA |
| DXZYN | のøø8F8 | DYEL | のøø338 | DYZ | øøø9ø6 | DYZ1 | 00090C |
| DYZN | øøø91A | ED | øøø1E8 | EDI | Øロロ1FA | EQU1 | Ø005AC |
| EQU2 | Øø日5BE | EQU3 | の日05Dの | EQU4 | ø日0 5E2 | EQU5 | øø05F4 |
| FIXBUF | 921F18 | FUL1 | の日0950 | FUL2 | ø00958 | FUL21 | øø0962 |
| FUL22 | 00097 C | FUL3 | øø日9DA | FUL4 | Ø00996 | FULMOV | øø093A |
| FULY | ø0099E | GETADD | øø057A | GREAT | 0009A4 | GREEN | øøø2F6 |
| H1 | の日ø6FA | H11 | 900760 | H12 | øøø74A | H13 | øøø784 |
| H131 | 000788 | H132 | のø078C | H14 | øø076E | H15 | øø0798 |
| H16 | のøø80E | H17 | øøロ7B4 | H2 | øø07øø | H3 | ø007．12 |
| H4 | の0¢718 | H5 | のロ0722 | H6 | のøø6E8 | H61 | Ø00728 |
| H8 | 900722 | H9 | øø073A | HP | $\emptyset \emptyset \emptyset 6 \mathrm{AC}$ | HP1 | øø06B4 |
| HP17 | ¢0¢7BC | HP6 | ø007B2 | INIT | ø日ロロ2C | INITI | 000038 |
| INPUT | øøø16E | L1 | øø0466 | L2 | ø00482 | LINE | øø0848 |
| LOGO | 0øø66A | LOOP | Øø0474 | LTARROW | のø0264 | MACSBUG | Ø2øøF6 |
| MAG | øøø314 | MSG | Ø200EE | NCOLOR | ø01011 | NEGX | Øøø9D2 |
| NEGY | ø日09BE | NTABLE | øøøø82 | NUMPT | Ø01014 | OCOLOR | 001012 |
| OUTPUT | 00017 C | OUTPUT2 | $\emptyset 21 \mathrm{BC} 2$ | Q1 | øø0498 | Q2 | のøD4A4 |
| Q3 | の日® 4B $\varnothing$ | Q4 | $\emptyset \varnothing \square 4 B C$ | Q5 | øø 04 C 8 | Q8 | 000818 |
| Q9 | の0ø606 | Q91 | øøø6øС | Q92 | 900610 | RANADD | ø01018 |
| RAND | の日0514 | RAND1 | の00532 | RAND2 | めめロ52ø | READK | のøø436 |
| RED | ØøD 2 F ¢ | RETURN | 00007C | RTARROW | Ø0．025E | RTS | のø0256 |
| RTS 1 | のøø254 | RTS 2 | øøロ2EC | RUN | øø04D2 | RUN 1 | のøロ4DA |
| RUN 2 | øø04E2 | S2 | øø09C2 | S3 | ø009D6 | SAME | Øøø9AA |
| ScALE | ø01016 | SET | のøø4めA | SETUP | øøøøめø | SETUP1 | めøøøめE |


| SETUP4．S | MC680øø | ASM REV $=$ | 日F－CO | RIGHT | MOTOROL | 1978 | PAGE 18 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SETUP2 | ø00ロ1C | SETUP21 | めめの日60 | SH | ØøøøE2 | SH1 | øøøのF4 |
| SH2 | øøø1ø6 | SH3 | め00146 | SH4 | 000154 | SHOW | ø001B2 |
| SHQ | ØøøøE8 | SNP | $\emptyset \emptyset \emptyset 8 \mathrm{BE}$ | SXN | øø日8B8 | SXNSYN | øøø8А8 |
| SYN | øøロ8СЕ | TABLECH | 001100 | UPARROW | のøø250 | WHITE | ø00302 |
| XI | øø1øøø | X 2 | Ø01002 | XNEG | øøø83A | XPYP1 | øø0898 |
| XYDONE | ø00926 | Y1 | 001001 | Y2 | øø10ø3 | YELLOW | 00030 E |

# USING LOW-COST 1 MHz PERIPHERALS IN A 2 MHz SYSTEM WITH THE MC68B09 AND THE MC68B09E 

by
Duane Graden and Hunter Scales
NMOS Microcomputer Applications
Motorola Inc.

## INTRODUCTION

With the increasing use of HMOS design techniques in VLSI circuits, the maximum speed of these devices is also on the rise. There are 2 MHz , "B," versions of the popular MC6809 and the new MC6809E with external clock. Both the MC68B09 and the MC68B09E feature a 500 nanosecond cycle time. With a 2 MHz E clock, an add immediate instruction takes just 1 microsecond! These fast, efficient processors offer designers the opportunity to use a microprocessor in applications which have been, until now, too slow.

It would appear that the speed increase necessarily carries with it a cost penalty. That is, by increasing the speed of the bus, faster and therefore more expensive memories and peripherals must be used. However, there are ways to manipulate the 2 MHz MPU access time to accommodate slower peripherals and memories.

## MPU ACCESS TIME MANIPULATION

The system clocks on the MC6809 can be delayed (stretched) to allow longer access time for slow memories using the MRDY input pin. Figure 1 shows the timing for this input. The system E and Q clocks are stretched, while E is high and Q is low, in one-quarter bus cycle increments. One quarter cycle of the MC68B09 2 MHz clock is equal to 125 nanoseconds. Since the MC6809E requires an external clock generator, the MRDY signal can be implemented externally for that processor.

A problem arises when stretching the access time for slow memories in that the throughput of the 2 MHz system is reduced markedly because the majority of processor cycles are, in fact, memory accesses. One solution to this problem is a compromise: absorb the cost of fast memories to allow the
processor to run all memory cycles at full speed but reduce the speed of the bus for peripheral access. Since many peripherals are accessed only infrequently, this approach incurs minor impact on total throughput.

Unfortunately, slowing the bus cycle to accommodate slow peripherals is not as simple as using slow memories. To begin with, all MC6809 family peripherals require a continuous system clock to function. If the peripherals are specified at 1 MHz , this clock cannot exceed 1 MHz . This requires a separate, 1 MHz peripheral clock. This clock may not be synchronous with the main 2 MHz processor clock. Therefore, the chip enable signals to the peripherals must be delayed until the peripheral clock is low and then meet the chip select $(\overline{\mathrm{CS}})$ setup time. In 1 MHz chips, chip select time is 160 nanoseconds before the rising edge of the clock. Some circuits, designed to allow the use of an MC6809 peripheral chip operating at one-half the frequency of the 2 MHz system clock, are described in the following paragraphs.

## USING THE MC68B09 WITH 1 MHz PERIPHERALS

The circuit shown in Figure 2 allows 1 MHz peripherals to run with a 2 MHz MC68B09 system by generating an asynchronous peripheral clock (PCLK). When an access of any 1 MHz peripheral takes place, the 2 MHz system clocks, E and Q , are stretched using the MRDY pin. A state machine then waits until PCLK is low and then chip selects the peripheral 250 nanoseconds before the rising edge of PCLK. This provides proper address setup time at the peripherals before chip selecting them. Clocks E and Q are then released and the data is latched.
Refer to the timing diagram in Figure 3 and note the signal relationships during write and read cycles. Initiation of a


Figure 1. MC6809 MRDY Timing
peripheral access cycle causes the address decoding logic to bring the PERAC signal high (1). Signal MRDY is then brought low (2). While MRDY is low, the high E and low Q clocks are inhibited from switching states. Allowing for the address setup time, the peripheral enable (PE) signal is made true in the center of the PCLK low cycle (3).
Signal MRDY is then raised 375 nanoseconds after the rising edge of PCLK allowing E to fall 125 nanoseconds later (4). In addition, if the access is a read, PCLK is stretched 125 nanoseconds past the fall of E (5) to ensure valid data from the peripheral. The delay also allows for some inherent skew in the processor MRDY to E falling time. If the access is a write to the peripheral, then E is allowed to fall after PCLK to ensure that the peripheral clocks in valid data.
Note on Figure 3 that peripheral access (PERAC) may become active high either during the low or high cycle of PCLK. If the access occurs during the first quarter of the PCLK cycle, the E need only be stretched for one 2 MHz bus cycle ( 250 nanoseconds) until PCLK falls. However, if the access occurs during the last three-quarters of the PCLK cycle, then the stretch has to be continued until the next full cycle of PCLK occurs. The best case example, shown in Figure 3, is a short write, where the write PERAC signal occurs before the end of the first quarter cycle of PCLK. The worst case is a long read, where the read PERAC signal occurs during PCLK high.

## MC6809E CLOCK CIRCUIT

Unlike the MC6809, the MC6809E requires an external clock generator to provide the 2 MHz E and Q system clocks. Figure 4 shows a circuit that can generate these clocks. The circuit also generates an internal PCLK signal used to develop the chip select ( $\overline{\mathrm{CS}}$ ) output to the peripherals. This output ensures that an addressed peripheral is accessed at the proper time. Two inputs are required by the circuit. These are the MRDY and the PERAC inputs. Input MRDY is used to stretch the E and Q clocks during slow ( 1 MHz ) peripheral access cycles. Input PERAC is used to signal that a slow peripheral access cycle is active.
An 8 MHz oscillator, formed by crystal Y 1 , related 74LS04 U4 inverters, and resistors R1 and R2, provides the reference frequency. Two 8 MHz outputs, $\overline{4 \mathrm{X}}$ and 4 X are obtained from the oscillator. Output $\overline{4 X}$ is used to clock binary counter U7. This counter divides the $\overline{4 X}$ clock by 2,4 , and 8 to derive the 4 MHz 2 X clock, the 2 MHz 1 X clock, and the 1 MHz PCLK, respectively. Clock 2 X is routed to flip-flop

U3a, where it is divided by 2 to obtain the 2 MHz Q clock output. Clock 1X is routed via gate U6a to provide the 2 MHz E clock output.
At power-up, flip-flop U3a and U3b are used to establish the correct clock E and clock Q phase relationship. However, this synchronization must be delayed until the oscillator has stabilized. An RC network ( $\mathrm{C} 1, \mathrm{R} 3$ ) provides this delay. At power-up, a momentary low level from the RC network clears U3b to hold the U3b output low. In turn, the low U3b output presets U3a to hold the system Q clock output high. Approximately 50 milliseconds after power-up, the RC network output reaches $\mathrm{V}_{\mathbf{T}}(1.9 \mathrm{~V})$ of inverter U 9 and releases U3b so it can be toggled by clock E. As the D input of U3b is tied to +5 V , the next rising edge of clock E toggles the U3b output from low to high. This action releases the U3a preset input so that U3a can be toggled by clock 2 X . The next rising edge of clock 2 X , and all subsequent rising edges of 2 X , switch the U3a system Q clock output to generate the Q waveform. The +5 V at the D input of U3b ensures that the U3b output remains high and does not interfere with U3a after synchronization. Since the system reset delay is 100 milliseconds, the 50 millisecond clock delay does not interfere in any way with system operation.

## MC6809E SLOW MEMORY ACCESS

The MRDY input allows the processor to access slow memories by stretching E and Q . Refer to the timing diagram in Figure 5 and note that when MRDY is pulled low, E is high and Q is low. Refer to Figure 4 and note that these conditions generate a low output at gate U5c. Therefore, a low is present at the input of U 2 b . The next rising edge of the oscillator 4 X clock toggles U2b and causes ENABLE to counter U7 to become inactive, holding E high. The Q clock is also held low by the low clear input to U3a from U2b. Thus, E and Q are stretched as long as MRDY is low. Removing MRDY causes the clocks to be released on the following 4 X clock rising edge.

## MC6809E SLOW PERIPHERAL ACCESS

Correct access of slow peripherals dictates synchronization between the processor clock, E, and peripheral clock, PCLK. In this case, PCLK is a continuous square wave one-half the frequency of E . Accesses of the slow peripheral are synchronized by stretching E, thus allowing them to operate at their full rated bus speed. Only the processor is slow and only for that cycle.


Figure 2. MC6809 Half-Speed Peripheral Clock Circuit


Figure 3. Half-Speed Circuit Timing

Signal PERAC goes active high to initiate a half-speed peripheral access cycle. Note on Figure 4 that PERAC is applied to gate U5a. The other signal input to gate U5a is the high CON output of flip-flop U2a. When PERAC is high, $\overline{\mathrm{CON}}$ is used to control stretch time at flip-flop U2b via gates U5a, U5b, and U5c. If a low input is clocked into flip-flop U2b by clock $4 \mathrm{X}, \mathrm{U} 2 \mathrm{~b}$ holds the Q clock low with flip-flop U3a and holds the E clock high with gate U6a. Also note that chip select ( $\overline{\mathrm{CS}}$ ) gate U6c determines the $\overline{\mathrm{CON}}$ signal state via flip-flips U1b and U2a after clocks 1 X and 4 X . Gate U6c output state is determined by the E clock state via inverter U4d and by the PCLK state via flip-flop U1a after clock 1 X . Having noted these features, refer to the double-byte peripheral access timing diagram shown in Figure 6.
When PERAC is high while E is high and Q is low, then the next rising edge of the 4 X clock causes STRETCH to become active (1). Clocks E and Q are held high and low, respectively, as long as $\overline{\text { STRETCH }}$ is low. Chip select ( $\overline{\mathrm{CS}})$ to the peripheral is not active at this time. PCLK must be low to ensure a proper chip select setup time ( 160 nanoseconds). After PCLK goes low, the next rising edge of clock 1X is used to clock PCLK to generate the active low $\overline{\mathrm{CS}}$ signal (2). This sequence provides the proper chip select timing.
After $\overline{\mathrm{CS}}$ goes low, $\overline{\text { STRETCH }}$ must be released so that clock E and PCLK fall simultaneously. This is accomplished by the $\overline{\mathrm{CON}}$ signal logic with clocks 1 X and 4 X . That is, when the low $\overline{\mathrm{CS}}$ is clocked by the 1 X and 4 X clocks, $\overline{\mathrm{CON}}$ is switched low (3). When CON goes low, the next 4 X rising edge releases STRETCH (4). In turn, the next 4 X falling edge causes clock E and PCLK to fall at the same time. This action clocks the data into the peripheral on a write cycle (or into the MPU on a read cycle).

Signal $\overline{\mathrm{CS}}$ goes high (inactive) when E goes low (5). The high $\overline{\mathrm{CS}}$ signal sets the $\overline{\mathrm{CON}}$ signal to high and the stretch logic is reset for the next access. Steps (1) through (5) are repeated for the second byte access.

## SIMPLE CLOCK GENERATOR FOR THE MC6809E WITH MRDY INPUT

Figure 7 depicts a circuit designed for those systems not requiring the dual frequency clocks. The circuit provides the E and $Q$ clocks in their proper phases and also an MRDY input to stretch the clocks for slow memory access. The fundamental input square wave should be four times the desired E frequency.
Flip-flops U3a and U3b are used to derive the E and Q clocks. The 4X square wave clocks both flip-flops. The feedback of the E output from U3b to the $K$ input of U3a is used to derive quadrature clock $Q$. Clock $Q$ is at the same frequency as clock E but leads it by 90 degrees in phase. Because the MC6809E requires the input voltage on the E clock (VICH) to be $\mathrm{V}_{\mathrm{CC}}-0.75=4.25$ volts, the E signal to the MPU is fed through a 7404 inverter. A pullup resistor raises the voltage to an acceptable level.
The function of the MRDY input is essentially the same as previously described. A timing diagram for the circuit is shown in Figure 8. Since the clocks must be stretched while clock $E$ is high and clock $Q$ is low, the output of the 74LS10 NAND gate is only low when E is high, Q is low, and MRDY is low. This allows a low to be clocked through U2a to the clear input of U3a and the preset input of U3b. In this manner, the E and Q clocks are stretched until MRDY rises and is clocked through with the 4 X clock. The clocks then proceed normally from there.


Figure 4. Clock Generator Circuit for MC6809E


Figure 5. MRDY Timing in MC6809E Clock Generator


Figure 6. 1 MHz Peripheral Double Byte Access Timing Diagram


Figure 7. Clock Generator for MC6809E with MRDY Input


Figure 8. MC6809E Clock Generator Timing Diagram

# A DATA COMMUNICATIONS SYSTEM USING AN MC6809 MPU, MC68652 MPCC, AND/OR THE MC68661 EPCI 

Prepared by<br>Trey West<br>Microprocessor Systems Engineering

## INTRODUCTION

With the increased use of microprocessors and LSI receiver/transmitter devices in data communication systems, design engineers are constantly searching for new devices which will reduce system complexity and enhance system performance. Motorola's MC6809 (or MC6809E) microprocessor together with one or two LSI devices will provide the design engineer with such products.

The MC6809 microprocessor can be interfaced with the MC68661 Enhanced Programmable Communications Interface (EPCI) and/or the MC68652 Multi-Protocol Communications Controller (MPCC). Together, these devices will support most existing data communications protocols. This application note describes hardware considerations for interfacing the MC68661 EPCI and the MC68652 MPCC with the MC6809. Test software is included to illustrate the effective use of MC6809 instructions to operate both devices.

## MC68661 ENHANCED PROGRAMMABLE COMMUNICATIONS INTERFACE (EPCI)

The MC68661 EPCI is a universal synchronous/asynchronous data communications controller device which is an enhanced version of Signetics 2651 . The MC68661 EPCI supports many serial data communications protocols, both synchronous and asynchronous, in the full- or half-duplex mode. Programmed instructions can be accepted from the host MPU while supporting these protocols. Special support for BISYNC is provided with the inclusion of an MC68653 Polynomial Generator Checker circuit.

The EPCI contains an internal, software programmable baud rate generator which supports up to 16 commonly used baud rates. Each version of the MC68661 (-A, - B, -C) provides a different set of 16 baud rates (since each operates with a different combination of BRCLK input frequency and rate divisor). However, by providing an external receiver and transmitter clock, any baud rate may be used.

When operating in the synchronous mode, the EPCI supports a 5 -, 6 -, 7 -, or 8 -bit character length. In addition, odd or even parity can be used or the parity control can be disabled. The EPCI may be programmed to operate in the transparent mode with DLE stuffing ( Tx ) and detection ( Rx ). The EPCI can also operate in the non-transparent (normal) mode. Automatic SYN or DLE-SYN insertion as well as SYN, DLE, and DLE-SYN stripping are provided. Local and remote maintenance loop-back facilitates system testing.
When operating in the asynchronous mode, the EPCI also supports a $5-, 6-, 7$-, or 8 -bit character length with even or odd parity, or the parity control can be disabled. Stop bit lengths of one, one and one-half, or two may be used. False start bit, parity, overrun, and framing error detection are included on-chip. The asynchronous mode also includes local and remote maintenance loop-back to facilitate system testing.
The MC68661 interfaces quite readily with the MC6809 at any of the available clock frequencies. The two address lines ( $\mathrm{A} 0, \mathrm{~A} 1$ ) together with the $\mathrm{R} / \overline{\mathrm{W}}$ line provide register selection for software programming of the EPCI. The 8-bit data bus supports efficient data transfer between the EPCI and the MC6809 MPU. The complete interface requires only one TTL "glue" part (a 74LS04 inverter) to supply Reset and $\mathrm{R} / \overline{\mathrm{W}}$ for the MC68661. Baud rate generation is configured internally under software control provided the proper frequency is applied to BRCLK (pin 20). See Figure 1 for an interface schematic diagram.
Software for the asynchronous test is shown in Figure 2. This software provides a full-duplex buffer for a terminal. A character entered at the terminal is simply echoed back to the terminal. This simple routine could be modified to perform the function of a monitor input handler.

NOTE
The first initialization routine listed is for the

ASSIST09 (MC6809) monitor only. This routine simply equates the $\overline{\mathrm{IRQ}}$ vector to a user defined location.

## MC68652 MULTI-PROTOCOL COMMUNICATIONS CONTROLLER (MPCC)

The MC68652 MPCC formats, transmits, and receives synchronous serial data while supporting Bit Oriented Protocols (BOP) or Byte Control Protocols (BCP). The data transmission rate is externally controlled and runs from DC to $1 \mathrm{MHz}(\mathrm{MC} 68652)$ or 2 MHz (MC68652_2). The MPCC supports SDLC, HDLC, and ADCCP in the BOP mode, and

DDCMP and BISYNC in the BCP mode. Transmitted character length may be 1 to 8 bits for BOP and 5 to 8 bits for $B C P$. The MPCC provides for programmable SYNC (BCP) or secondary station address (BOP). Automatic detection and generation of Flag, Abort, and GA sequences are included on-chip. The MPCC also supports zero insertion and deletion for BOP, and SYNC generation, detection, and stripping for BCP. The maintenance mode pin, when asserted, internally connects the transmitter output and TxC to the receiver input and RxC, respectively, to expedite system testing.


FIGURE 1 - MC6809 to MC68661 Interface Connection, Schematic Diagram


FIGURE 2 - MC68661 Asynchronous Test, Software


FIGURE 2 - MC68661 Asynchronous Test, Software (Concluded)

Interfacing the MPCC with the MC6809 MPU is slightly more involved than the EPCI. The MPCC transfers data on a 16 -bit data bus; however, when the BYTE pin is asserted, data transfers for the 16 -bit internal registers are accomplished one byte at a time (assuming D0 is connected to D8, D1 to D9, etc.). Refer to Figure 3. Data transfers are accomplished in the following MC6809 sequence: address and R/D are asserted immediately after CE is asserted (CE is derived from address decoding, thus the delay is inherent). For a read, DBEN is asserted and an access time later, the proper data appears on the bus specified by the register addressed. For a
write, data must be valid 50 nanoseconds prior to the assertion of DBEN. The DBEN signal is generated by ANDing E with inverted Q . With this pulse, data easily meets the 50 nanosecond setup time. Refer to the timing diagram in Figure 4 for further clarification. For the MC68652 1 MHz part, DBEN minimum is specified as 250 nanoseconds; however, the $\mathrm{E} \cdot \overline{\mathrm{Q}}$ signal for a $1 \mathrm{MHz} \mathrm{MC6809}$ will be somewhat shorter than this. Several 1 MHz parts were tested using the design of Figure 3 and all ran successfully at 1.5 MHz ; however, since it is not good design practice to violate a minimum specification, MRDY clock stretching for the


FIGURE 3 - MC6809 to MC68652 Interface Connection, Schematic Diagram


NOTES:

1. All required MPCC setup times (Address, R/W, Data) are met by MC6809 at all clock speeds.
2. MRDY clock stretching is required to meet the TDBENH and TDSR specifications in all three cases.
3. $\bar{Q}$ occurs 20 ns after Q (74LSO4 propagation delay).

FIGURE 4 - MC6809 to MC68652 Timing Diagram

MC6809 may be necessary. For the faster MC68652 2 part, DBEN minimum is 200 nanoseconds; however, at 2 MHz the $\mathrm{E} \cdot \overline{\mathrm{Q}}$ signal from the MC6809 is less than this. Again, all MC68652_2 parts tested ran successfully at 2.5 MHz ; however, in this case MRDY stretching is recommended. The MC6809 MPU data sheet contains information for the MRDY signal generation. Future MC68652 devices will provide for faster DBEN specifications to allow operation without MRDY.

Interrupt generation may be accomplished by using the RxDA and TxBE pins from the MPCC. It should be noted that these pins are NOT open drain and must be buffered (and inverted) with a 74 LS 05 open collector inverter before being connected to the MC6809 MPU.

The MPCC utilizes several pins to relay information concerning the transmitter and receiver state (e.g., transmitter under run - TxU, receiver status available - RxSA, receiver and transmitter active $-\mathrm{RxA}, \mathrm{TxA}$ ). While these pins are all possible sources of interrupts, a register containing this same information provides for a much cleaner interrupt handler. Also, there are two pins provided to enable the receiver and the transmitter ( $\mathrm{RxE}, \mathrm{TxE}$ ). The schematic diagram shown in Figure 3 contains hardware constructed from an MC8T97 and a 74LS74 dual D latch. The MC8T97 allows the MPU to directly read the status of the RxSA, TxU, RxA, and TxA pins (on D0-D3). The 74LS74 allows the MPU to write and enable either the transmitter or the receiver via the TxE and RxE pins (on D0-D1). Addressing for this register is specified as \$XXX8 (read or write) and follows directly after the internal MPCC register addressing. (See the software listing in Figure 5 for register bit positions.)

A flowchart for a BOP transmission test is included in Figure 6. The software listing of the drivers is shown in Figure 5. This routine transmits up to 50 bytes stored in the MESSGE buffer to the 50 byte INPUT (receive) buffer. The number of bytes to be transmitted is stored in BYTECT. This program uses the RxDA pin to generate an $\overline{\text { FIRQ }}$ if the receiver is full and the TxBE pin to generate an $\overline{\mathrm{IRQ}}$ if the transmitter is empty. By using both of these pins, the IRQ (or $\overline{\text { FIRQ }}$ ) service routine does not need to determine the source of the interrupt, thus providing for mode efficient interrupt handling. Once the program has completed execution, it prints "Transfer Complete" if transmission was successful or "Receiver Error Occurred" if a receiver overrun was detected. No check is made for transmitter underrun or CRC error. The CRC may be specified by storing the proper code in the Parameter Control Sync/Address Register (high byte). If CRC is used, provision should be made to read the RERR bit (bit 15 is the receiver Data/Status Register) to determine if correct data transfer has occurred.

## SUMMARY

The MC6809 MPU, when interfaced with the MC68661 and/or the MC68652, yields a highly efficient data communications system. The powerful MC6809 instruction set allows for minimum software overhead, thus reducing processor time required to operate the communications link. The MPCC and the EPCI support virtually any existing communications protocol, therefore allowing the designer flexibility even after the hardware portion of the system is completed.



FIGURE 5 - MC68652 BOP Test Program
(Continued)


FIGURE 5 - MC68652 BOP Test Program
(Continued)


FIGURE 5 - MC68652 BOP Test Program
(Continued)


FIGURE 5 - MC68652 BOP Test Program
(Concluded)


FIGURE 6 - BOP Transmit and Receive Test Program Flowchart

# MULTI-PROCESSOR CONTROLLER USING THE MC6809E AND THE MC68120 

Prepared by<br>David L. Ruhberg<br>and<br>Michael C. Wood<br>Microprocessor Applications Engineering

As the demand for system performance increases, the design engineer is faced with the task of providing additional throughput. To obtain the increased performance, system flexibility should provide for additional expansion without the need for total redesign of the existing system. Two alternatives are available to the designer in developing any microprocessor system: single processor and multi-processor. This application note investigates both alternatives and describes a basic multi-processor system using Motorola's MC6809E and MC68120.
The single processor system is the more common approach in use, since one microprocessing unit (MPU) typically has been able to handle the system performance requirements. Hardware and software are both simpler with only one MPU on the bus; however, as system performance requirements continue to increase, the design engineer is faced with the job of either upgrading the system or redesigning a complete system. The characteristics of a single processor system should be reviewed before jumping into another single processor system redesign. Basically, the total growth of the single processor system is limited to the throughput rate of the MPU, so all future tasks and expansions must be taken into account at design time to avoid another complete system redesign. An MPU capable of handling all of the anticipated expansion must be selected. Thus, the MPU will not perform anywhere near its rated peak efficiency until the system is expanded. In any area where rapid system expansion is anticipated, the single processor system is a temporary solution at best.
The multi-processor configuration can eliminate the expansion problems which are present in a single MPU design. An interface containing a bus arbitrator and data transfer area common to both MPU buses could keep the buses separate and also allow the two systems to communicate. Thus, the simplicity of single bus systems can be maintained
while obtaining the expansion capabilities of the multiprocessor system. By adding more of these interfaces, the system expansion occurs by simply adding peripherals to an MPU bus. Two features utilized by the Motorola MC68120 Intelligent Peripheral Controller (IPC) provide the bus arbitrator and data transfer area for a multiple MPU system just described. These features are six semaphore registers and 128 bytes of dual-ported RAM. With the MC6809E MPU operating the system bus (master) and the MC68120 containing the system bus interface, as well as the CPU controlling the local bus (slave), the system now has the best features of both the single and multi-processor approaches.

## TRADITIONAL MPU MULTI-PROCESSING

One of the most common multi-processor schemes has been a bi-phase technique in which both processors operate from opposite phases of a system clock (see Figure 1). The memory and peripherals are accessed during each MPU clock high time. This scheme has the benefit of lower costs due to the presence of only one bus; however, some of the cost savings may be consumed in circuitry required to synchronize the clocks and in buffers required to prevent bus contention. In order to debug the bi-phase system, most of the hardware and software in both of the MPU systems must be working. Also, care must be taken when all resources are available to both processors, as in this bi-phase configuration, to avoid inadvertently clearing status flags or making changes in RAM. The major drawback to this system is that the system is limited to two MPUs.

The multiple bus configuration can simplify or eliminate most of the constraints and limitations of the bi-phase approach (see Figure 2) provided a simple bus arbitration scheme is available. The debugging of this type of system is simplified since one bus can operate independent of the other, except when the buses need to communicate with each


FIGURE 1 - Multi-Processor Bi-Phase Technique


FIGURE 2 - Multi-Processor Multiple Bus Technique (Asynchronous Clocks)
other. This configuration also physically eliminates any chance of one processor accidently clearing any flags in the nonshared resources of the other system. There is no need to determine if the other processor is using the bus for more than one cycle (read-modify-write) since each processor has its own bus, thus eliminating any chance of bus contention. The bi-phase approach is limited to two processors, whereas this system is limited only by the throughput of the system (master) processor.

## DESCRIPTION OF THE BASIC SYSTEM

Using the multiple bus scheme, the MC6809E-MC68120 multi-processor pair can be used in many different applications. One particular application could be a system in which the multi-processor pair is responsible for holding the pressure and temperature in a given system within certain limits (see Figure 3). To simplify matters, the application discussed here concentrates only on the MC6809E and MC68120 interface.

## HARDWARE

The MC6809E MPU is one of the most advanced 8-bit microprocessor units on the market today. The M6809E (see Figure 4) contains two 16 -bit index registers, two 16 -bit indexable stack pointers, two 8 -bit accumulators (which can be concatenated to form one 16 -bit accumulator), and a direct
page register that allows the direct addressing mode to be used throughout memory.
The basic instructions of any computer are greatly enhanced by the presence of powerful addressing modes. The M6809E has one of the most complete sets of addressing modes available on any microprocessor today. For example, the M6809E contains 59 basic instructions; however, due to these addressing modes, the M6809E will recognize 1464 different variations of the basic instructions. It features an external clock input which facilitates synchronizing the processor to an overall multi-processor system. Other hardware features include three-state control (TSC) inputs for control of internal bus buffers and the advanced valid memory address (AVMA) allows efficient use of common resources in a multi-processor system. Two outputs which facilitate multiprocessor configurations are the last instruction cycle (LIC) output and the BUSY output. The LIC output indicates when an opcode fetch will occur. The BUSY output is a status line that indicates the need to hold off the bus transfer for the next bus cycle. The M6809E also contains three prioritized interrupts ( $\overline{\mathrm{NMI}}, \overline{\mathrm{IRQ}}, \overline{\mathrm{FIRQ}}$ ) and a SYNC acknowledge output which allows synchronization to an external event. These features make the MC6809E an easy MPU to incorporate into a multi-processor system.
The MC68120 Intelligent Peripheral Controller (IPC) is a general purpose mask-programmable peripheral controller


FIGURE 3 - Typical System Configuration


FIGURE 4 - MC6809E Block Diagram
designed to simplify the interface between two MPU buses The MC68120 IPC is a single chip microcomputer containing the hardware elements necessary to interface multiple processors into one system. These hardware elements consist of dual-ported RAM and semaphore registers. The dual-ported RAM provides a means for the IPC, and other devices interconnected on a system bus, to exchange data without affecting devices on a local bus. Six semaphore registers are used as a software tool in arbitrating between the system and the local bus. The IPC also contains 2 K of mask-programmable ROM which allows the user to provide customized firmware for his application. A full-duplex, asynchronous, serial communications interface (SCI) with two data formats are available at a variety of baud rates. A 16 -bit programmable timer consisting of a free-running counter which is incremented by the MPU E-clock is also incorporated in the IPC. The IPC also has up to 21 I/O lines available, depending on which of the on-chip resources are being used. A block diagram of the MC68120 IPC is shown in Figure 5.
In the application discussed here, the MC6809E-MC68120 multi-processor pair is responsible for monitoring a temperature and pressure sensitive system and holding it within safe operating limits. The MC68120 is responsible for monitoring the analog-to-digital (A/D) converters (such as Motorola's MC14443) which reflect the temperature and
pressure at various points within the system. The MC68120 checks the data and, if it is not within a desired range, signals the MC6809E and passes the data. The MC6809E will then take the appropriate action. The implementation, as shown in Figure 6, consists of only one MC6809E and MC68120 interface although many more can be added in a similar manner. The system bus. (MC6809E), as implemented, has 1 K of RAM, 2 K of EPROM, and the MC68120 on it. The MC68120 is operated in an expanded multiplexed mode with 2 K of RAM, 2 K of EPROM, and the demultiplexing latch (SN74LS373) on the bus. The MC68120 also has an RS-232 interface connected to the transmit and receive pins on the SCI to utilize the resident monitor in the ROM on the MC68120. The detailed schematic of the implemented hardware is shown in Figure 7. The resident monitor allows the user to examine internal registers and the dual-ported RAM from the local bus with a terminal, as well as to develop and modify small programs. This ability greatly enhances the testability of the system.

## SOFTWARE

The software needed for transfer of information in the multi-processor system is made much easier with the use of the semaphore registers and dual-ported RAM, located in the


## FIGURE 5 - MC68120 Block Diagram

IPC. The dual-ported RAM provides a vehicle for transferring data between a system and local bus while keeping each bus isolated. Semaphore registers are provided as a software tool to arbitrate between shared resources such as the dualported RAM or peripheral devices. The semaphore registers may also be used to indicate that a task is in process or has been completed.
Each semaphore register (as shown below) consists of a semaphore bit (SEM, bit 7) and an ownership bit (OWN, bit 6 ). The remaining six bits (b0-b5) are not used and when read, will read zeroes. The semaphore bits are test and set bits with hardware arbitration during simultaneous accesses. Basically, the semaphore bit is cleared when written and set when read during a single processor access.

| b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SEM OWN 0$\| 0$ | 0 | 0 | 0 | 0 |  |  |  |
| Semaphore Register |  |  |  |  |  |  |  |

A single processor semaphore bit truth table is shown below. During a write to a semaphore register, the data is disregarded and the semaphore bit is cleared. However, during a read, the data read from the semaphore bit can be interpreted as: 0 - resources are available, 1 - resources are not
available. Thus a write to any semaphore register clears the semaphore bit and makes the associated resources "available."

| Org. Sem <br> Bit | R/W | Data <br> Read | Resulting <br> Sem Bit |
| :---: | :---: | :---: | :---: |
| 0 | R | 0 | 1 |
| 1 | R | 1 | 1 |
| 0 | W | - | 0 |
| 1 | W | - | 0 |

Single Processor Semaphore Bit Truth Table

In passing data from the IPC to a system processor through the dual-ported RAM, the semaphore registers can be used to indicate to the system processor that data is ready. The system processor can poll, for example, on semaphore 1 and when data is ready, the IPC CPU will write to semaphore 1 , thus clearing the semaphore bit. A simple polling routine for the system processor is shown below. The system processor will always read a 1 in the semaphore bit of semaphore register 1 until semaphore register 1 is written to by the IPC CPU. This will clear the semaphore bit and


FIGURE 6 - Hardware Block Diagram
cause the system processor to jump to a program and get data.

| LOOP | LDA | SEMPHI |
| :--- | :--- | :--- |
|  | ANDA | \#\$80 |
|  | BNE | LOOP |
|  | BSR | GETDATA |

It may now be necessary for the IPC CPU to determine if the system processor reads the data from the dual-ported RAM in case more data needs to be sent. Another semaphore register could be dedicated for this purpose or the same semaphore register could be used again. Timing complications could arise when reads and writes of the same semaphore register are occurring from both buses. For example, if the IPC CPU wrote to semaphore 1 to clear the semaphore bit and then polls on semaphore 1, the IPC could set the semaphore bit before the system processor detected it as clear. Therefore, to avoid an inadvertent set, a delay must be incorporated in the program between the read and write of the semaphore to guarantee that the semaphore bit was detected clear by the system processor.

In token-passing applications, the ownership bits can be used to simplify the procedure. The ownership bit is a readonly bit that indicates which processor set the semaphore bit.

When the semaphore bit is set, the ownership bit indicates which processor set it. When the semaphore bit is not set, the ownership bit indicates which processor last set the semaphore bit: $\mathrm{OWN}=0$, the other processor set it; $\mathrm{OWN}=1$, this processor set SEM. After reset, all semaphores are set and the IPC owns all of them except semaphore 2 which the system processor owns.
As mentioned earlier in the hardware section, this MC6809E-MC68120 system monitors the temperature and pressure in a typical system. Basically, the MC68120 accumulates and monitors the data. The data is transferred to the MC6809E either when the MC6809E requests it, at the end of 12 hours, or if the data is out of the desired range. The CPU on the local bus is responsible for reading the data from the $\mathrm{A} / \mathrm{D}$ converters every 15 seconds. In this software, it is assumed that the data is formatted in such a way that both the temperature and pressure are available in one byte of data as shown below.


One Byte of Data from A/D Converter
The 15 seconds are measured by using the internal timer of the MC68120. The timer sets a flag every 50 ms and after the


FIGURE 7 - Detailed System Schematic
flag has been set 300 times, the data is read. After the data is read, it is stored in RAM and checked to determine if it is within the desired range. If not within the desired range, an error condition is realized. The MC68120 then pulls the IRQ line to the MC6809E low and begins dumping all the data ( 15


FIGURE 8 - MC68120 Flowchart
second increments) to the MC6809E through the dual-ported RAM ( $\$$ B0-EB). The MC68120 can hold up to 8 hours of data in 15 second increments. The MC68120 will also dump its 15 second data upon request from the MC6809E. Every 15 minutes, the MC68120 stores the value into dual-ported


FIGURE 8 - MC68120 Flowchart (Continued)


FIGURE 8 - MC68120 Flowchart (Continued)


FIGURE 8 - MC68120 Flowchart (Continued)


RAM ( $\$ 80-\mathrm{AF}$ ) and if after 12 hours no error has occurred, it will dump its 15 minute data to the MC6809E via the dualported RAM. See Figures 8 and 9 for the MC68120 flowchart and software. When the MC6809E receives data, it does two things: first it writes the data out to a printer via another MC68120 (perhaps an MC68122 - Cluster Terminal Controller; for more information, see the Motorola MC68122 Data Sheet); and second, if the transfer is a result of an error condition, the MC6809E stores the data in RAM. After the MC6809E stores the data into RAM, the last bytes of data are used to determine which way to modify the temperature and pressure and then modifies them accordingly (one increment up or down). These bytes are also used to calculate the temperature and pressure differential. If the differential exceeds a designated amount, the temperature and pressure are modified again (turned up or down) to compensate. (In this application, temperature and pressure are assumed to be directly related - increasing one automatically increases the other.) The MC6809E then provides a signal via a semaphore register which causes the MC68120 to clear the $\overline{\mathrm{IRQ}}$ line. The MC6809E also monitors an input from a display panel in which the operator could ask for a listing of 15 second data. See Figures 10 and 11 for the MC6809E flowchart and software. The implemented portion of the

MC6809E-MC68120 system is intended to show what is needed in the basic system and demonstrate the modularity of the software for expansion purposes. When the system requires expansion, more MC68120s can easily be added to the MC6809E bus. The added MC68120s will use the same software as the existing MC68120, and the MC6809E software will only require slight modification to poll devices and discern which MC68120 generated the low IRQ. The same service routines may be used that are now in service.

## EXPANDING THE BASIC SYSTEM

Specific computational tasking is one of the many functions the MC68120 may perform. When time consuming functions need to be implemented, parallel processing becomes a viable alternative. This is easily accomplished by putting several MC68120s on the system bus. Simple data encryption is one example of the tasks the MC68120 can perform. Others could include calculating trigonometric functions, fourier transforms, or other data processing needs.

Expansion of the basic system by using additional MC68120s requires a method of interrupt distinction. The problem that arises when multiple interrupts are needed is that most microprocessors have only one nonmaskable and one (sometimes two) maskable interrupt inputs. Therefore, in larger systems, a large polling routine must be used to determine which device caused the actual interrupt.

An ideal situation would be to have a separate input pin on the microprocessors for each interrupt required. However, it is not feasible to devote pins on the processor exclusively for this purpose when it can be done more economically with external devices.

By using the MC6828 Priority Interrupt Controller (PIC), each interrupt input to the processor could be easily expanded to have eight maskable interrupt inputs. The primary purpose of the PIC is to generate a modified address to ROM in response to prioritized inputs. The PIC assigns each interrupting device a unique ROM location which contains the starting address of the appropriate service routine. After the MPU detects and responds to an interrupt, the PIC directs the MPU to the proper memory location. The PIC simplifies multiple interrupt handling and interfacing it to the MC6809E is easily done. They can also be cascaded to allow more than eight interrupts.

When servicing slow peripherals such as low baud rate terminals and printers, the MC68120 can relieve the host of these time consuming chores, formulate the data into bigger blocks, and allow the host to obtain the data all at once. The MC68122 (Cluster Terminal Controller) is a prime example.

## OVERCOMING SYSTEM PROCESSOR LIMITATIONS

When expanding the multi-processor system, the limiting factor becomes the throughput of the system processor. The system processor must be able to service all the MC68120s in a system and still have time to process the information it has received. As this occurs, the tendency would be to shift more and more of the processing responsibility from the system processor towards the local processor. These MC68120s would then provide the system bus another level of MC68120s leaving the system processor free as communications arbitrators for the lower level of MC68120s.

## CONCLUSION

The MC6809E and the MC68120 utilize the semaphore registers and dual-ported RAM to provide an efficient multiprocessor system that is easily expandable. This feature allows the engineer to design a system that has the capability of simple expansion and increases its time of usefulness.

```
PAGE 001 MLTPRCA .SA:1
```

00001
00002
00003
00004
00005
00006
00007
00008
00009
00010
00010
00011
00013
00014
00015
00016
00017
00018
00019
00020
00021
00022
00023
00024
00025
00026
00027
00028
00029
00030
00031
00032
00033
00034
00035
00036
00037
00038
00039
00040
00041
00042
0042
00044
00044
00045
00046
00047
00047
00048
00049
00050
00051
00052
00053
00054
00055
00055
00056
00058



FIGURE 9 - MC68120 Software (Continued)

PAGE 003 MLTPRCA .SA:1

| 00117 A | E868 | 83 | 003C A |  | SUBD | \#60 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00118 A | E86B | 2A | F8 E865 |  | BPL | COUNT |  |  |
| 00119A | E86D | 7A | 00FO A |  | DEC | WHNO |  |  |
| 00120A | E870 | C3 | 003C A |  | ADDD | \#60 | DONE |  |
| 00121 A | E873 | D7 | Fl A |  | STAB | RMDR | SAVE REMAINDER |  |
| 00122 |  |  |  | *CHECK | IF WH | OLE NUMBER | EQUAL ZERO |  |
| 00123A | E875 | 96 | F0 A |  | LDAA | WHNO |  |  |
| 00124 A | E877 | 81 | 00 A |  | CMPA | \#00 |  |  |
| 00125A | E879 | 27 | 2B E8A6 |  | BEQ | LAST |  |  |
| 00126 |  |  |  | LO | LOADING | 60 BYTES | OF DATA TO DPR |  |
| 00127 A | E87B | CC | 00B0 A | LOOP | LDD | \#\$00BO | INIT. DPR PTR. |  |
| 00128A | E87E | FD | 1789 A |  | STD | TEMP |  |  |
| 00129A | E881 | FE | 1783 A | TLOOP | LDX | SDPTR | GET MEMORY LOC \& DATA |  |
| 00130 A | E884 | E6 | 00 A |  | LDAB | 0, X |  |  |
| 00131 A | E886 | 08 |  |  | INX |  | SET SDPTR UP FOR NEXT |  |
| 00132 A | E887 | FF | 1783 A |  | STX | SDPTR | TIME |  |
| 00133 A | E88A | FE | 1789 A |  | LDX | TEMP | GET DESTINATION |  |
| 00134 A | E88D | E7 | 00 A |  | Stab | $0, \mathrm{X}$ | STORE DATA |  |
| 00135 A | E88F | 08 |  |  | INX |  | SET TEMP UP FOR NEXT |  |
| 00136 A | E890 | FF | 1789 A |  | STX | TEMP | TIME |  |
| 00137 A | E893 | 8C | 00EC A |  | CPX | \#\$00EC |  |  |
| 00138A | E896 | 26 | E9 E881 |  | BNE | TLOOP | CHECK IF 60 BYTES TX |  |
| 00139A | E898 | D7 | 1B A |  | STAB | SEMPH5 | SET TX'FER SEMPH.- GIVES '09 | "00" |
| 00140A | E89A | 96 | 1 C A | WAITl | LDAA | SEMPH6 | CHECK IF OK TO PROCEED |  |
| 00141 A | E89C | 84 | 80 A |  | ANDA | \#\$80 |  |  |
| 00142 A | E89E | 26 | FA E89A |  | BNE | WAITl | BRANCH IF NOT OK |  |
| 00143 A | E8A0 | 86 | 00 A |  | LDAA | \# 00 | CHECK IF ALL 60 BYTE |  |
| 00144 A | E8A2 | 91 | F0 A |  | CMPA | WHNO | BLOCKS ARE TX'FERRED |  |
| 00145 A | E8A4 | 26 | D5 E87B |  | BNE | LOOP | BRANCH IF NOT |  |
| 00146 |  |  |  | TRA | ANSFER | REMAINDER | OF DATA |  |
| 00147A | E8A6 | CC | 00b0 A | LAST | LDD | \#\$00B0 | BEGINNING OF TX'FER |  |
| 00148 A | E8A9 | FD | 1789 A |  | STD | TEMP | AREA |  |
| 00149 A | E8AC | FE | 1783 A | ELOOP | LDX | SDPTR | GET START ADDRESS |  |
| 00150 A | E8AF | E6 | 00 A |  | LDAB | 0, X | GET DATA |  |
| 00151 A | E8Bl | 08 |  |  | INX |  | PREPARE FOR NEXT FETCH |  |
| 00152 A | E8B2 | FF | 1783 A |  | STX | SDPTR | AND SAVE |  |
| 00153A | E8B5 | FE | 1789 A |  | LDX | TEMP | GET DESTIN. ADDRESS |  |
| 00154 A | E8B8 | E7 | 00 A |  | STAB | $0, \mathrm{X}$ | STORE IN DPR |  |
| 00155A | E8BA | 08 |  |  | INX |  | PREPARE FOR NEXT STORE |  |
| 00156 A | E8BB | FF | 1789 A |  | STX | TEMP | AND SAVE |  |
| 00157A | E8BE | FE | 1785 A |  | LDX | EDPTR | CHECK IF DONE |  |
| 00158A | E8Cl | BC | 1783 A |  | CPX | SDPTR | CHECK IF DONE |  |
| 00159 A | E8C4 | 26 | E6 E8AC |  | BNE | ELOOP | BRANCH IF NOT TO END LOOP |  |
| 00160A | E8C6 | D7 | 1 B A |  | STAB | SEMPH5 | SET TX'FER SEMPH.- GIVES ${ }^{\circ} 09$ | "00" |
| 00161 A | E8C8 | 39 |  |  | RTS |  | GOIN HOME |  |
| 00162 |  |  |  | * |  |  |  |  |
| 00163 |  |  |  | * | TI | MER SERVIC | E ROUTINE - ACCESSED EVERY 15 | SECON |
| 00164 |  |  |  | * |  |  |  |  |
| 00165 A | E8C9 | 7 C | 1782 A | TMRSRV | $V$ INC | MINCTR | INCREMENT 15 MIN. CTR. |  |
| 00166 A | E8CC | CE | 0000 A |  | LDX | \# 00 | CLEAR 15 SEC. CTR. |  |
| 00167 A | E8CF | FF | 1780 A |  | STX | SECCTR |  |  |
| 00168 A | E8D2 | FE | 178D A |  | LDX | FROM | READ DATA |  |
| 00169A | E8D5 | 8C | EB80 A |  | CPX | \# TO | DUMMY ROUTINE FOR DATA |  |
| 00170A | E8D8 | 26 | 06 E8E0 |  | BNE | AROUND | AOUISITION |  |
| 00171 A | E8DA | CE | EB00 A |  | LDX | \# \$EB00 |  |  |
| 00172A | E8DD | FE | 178D A |  | STX | FROM |  |  |
| 00173 A | E8E0 | A6 | 00 A | AROUND | LDAA | $0, \mathrm{x}$ |  |  |
| 00174 A | E8E2 | 08 |  |  | INX |  |  |  |

FIGURE 9 - MC68120 Software (Continued)

PAGE 004 MLTPRCA .SA: 1

| 00175A | E8E3 | FF | 178D A |  | STX | FROM |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00176A | E8E6 | FE | 1785 A |  | LDX | EDPTR | GET NEXT OPEN LOCATION |
| 00177A | E8E9 | A7 | 00 A |  | STAA | $0, \mathrm{X}$ | STORE DATA THERE |
| 00178A | E8EB | 08 |  |  | INX |  | INCREMENT AND CHECK |
| 00179A | E8EC | 8 C | 1780 A |  | CPX | \#\$1780 | DATA POINTER FOR |
| 00180A | E8EF | 26 | 03 E8F4 |  | BNE | DOVRN | END OF RAM |
| 00181A | E8Fl | CE | 1000 A |  | LDX | \#\$1000 |  |
| 00182A | E8F4 | FF | 1785 A | DOVRN | STX | EDPTR | SAVE END DATA POINTER |
| 00183A | E8F7 | BC | 1783 A |  | CPX | SDPTR | CHECK FOR DATA OVERRUN |
| 00184A | E8FA | 26 | 07 E903 |  | BNE | OK |  |
| 00185A | E8FC | CE | 1000 A |  | LDX | \#\$1000 | DATA OVERRUN |
| 00186A | E8FF | 08 |  |  | INX |  | INCREMENT START |
| 00187A | E900 | FF | 1783 A |  | STX | SDPTR | ADDRESS POINTER |
| 00188A | E903 | 81 | 11 A | OK | CMPA | \#LOW | CHECK IF DATA IN |
| 00189A | E905 | 25 | 21 E928 |  | BLO | ERROR | RANGE |
| 00190A | E907 | 81 | CC A |  | CMPA | \#HIGH |  |
| 00191A | E909 | 22 | 1D E928 |  | BHI | ERROR |  |
| 00192A | E90B | F6 | 1782 A |  | LDAB | MINCTR | DATA GOOD- CHECK IF 15 MIN. |
| 00193A | E90E | Cl | 3C A |  | CMPB | \# 60 | COUNTER TIMED OUT YET? |
| 00194A | E910 | 26 | 11 E923 |  | BNE | GONE | BRANCH IF NOT |
| 00195A | E912 | FE | 178B A |  | LDX | NRMPTR | IF SO STORE IT IN UPPER |
| 00196A | E915 | A7 | 00 A |  | STAA | 0, X |  |
| 00197A | E917 | 8C | 00AF A |  | CPX | \#\$AF | CHECK IF DUAL PORTED RAM |
| 00198A | E91A | 27 | 29 E945 |  | BEQ | DPRST | OVERRUN-IF SO DMP \& RESET |
| 00199A | E91C | 08 |  |  | INX |  |  |
| 00200A | E91D | FF | 178B A |  | STX | NRMPTR | UPDATE DATA PTR. FOR NEXT TIME |
| 00201A | E920 | 7 F | 1782 A |  | CLR | MINCTR | REINIT. 15 MIN COUNTER TO 0 |
| 00202A | E923 | 96 | 17 A | GONE | LDAA | SEMPH1 | REGAIN OWNERSHIP OF SEMPHI |
| 00203A | E925 | 7E | E834 A |  | JMP | POLLI | GET OUT OF ROUTINE |
| 00204 |  |  |  |  |  |  |  |
| 00205 |  |  |  |  | RROR | UTINE |  |
| 00206 |  |  |  | * |  |  |  |
| 00207A | E928 | D7 | 17 A | ERROR | STAB | SEMPHI | SET ERROR SEMAPHORE (1) |
| 00208A | E92A | C6 | 00 A |  | LDAB | \# IRQLW | PULL '09 IRQ LOW |
| 00209A | E92C | D7 | 03 A |  | STAB | P2DR |  |
| 00210A | E92E | 96 | 1A A | KPLKNG | LDAA | SEMPH 4 | CHECK FOR IRQ CLEAR SIGNAL |
| 00211A | E930 | 84 | 80 A |  | ANDA | \#\$80 |  |
| 00212A | E932 | 26 | 06 E93A |  | BNE | DMPCHK | BRA IF ISN'T CLEAR |
| 00213A | E934 | C6 | 01 A |  | LDAB | \#IRQHG | CLEAR |
| 00214A | E936 | D7 | 03 A |  | STAB | P2 DR | '09 IRQ |
| 00215A | E938 | 20 | E9 E923 |  | BRA | GONE | GET OUT OF ROUTINE |
| 00216A | E93A | D6 | 19 A | DMPCHK | LDAB | SEMPH3 | CHECK FOR REQUEST |
| 00217A. | E93C | 84 | 80 A |  | ANDA | \# \$80 | TO DUMP DATA IN RAM |
| 00218A | E93E | 26 | EE E92E |  | BNE | KPLKNG | KEEP LOOKING |
| 00219A | E940 | BD | E85A A |  | JSR | DMPRAM | DUMP THE RAM |
| 00220A | E943 | 20 | E9 E92E |  | BRA | KPLKNG | WAIT FOR IRQ CLEAR |
| 00221A | E945 | 97 | 18 A | DPRST | STAA | SEMPH2 | SET NORMAL DUMP SEMPH. |
| 00222A | E947 | C6 | 00 A |  | LDAB | \# I RQLW | PULL '09 IRQ LOW |
| 00223A | E949 | D7 | 03 A |  | STAB | P2DR |  |
| 00224A | E94B | 96 | $1 A$ A | WAIT | LDAA | SEMPH4 | CHECK REQUEST TO CLR IRQ |
| 00225A | E94D | 84 | 80 A |  | ANDA | \#\$80 | WAITING ON '09 |
| 00226A | E94F | 26 | FA E94B |  | BNE | WAIT |  |
| 00227A | E951 | C6 | 01 A |  | LDAB | \# IRQHG | CLEAR |
| 00228A | E953 | D7 | 03 A |  | StAB | P2 DR | '09 IRQ AND |
| 00229A | E955 | 7 F | 178B A |  | CLR | NRMPTR | RESET NORMAL RAM POINTER |
| 00230A | E958 | 7 F | 1782 A |  | CLR | MINCTR | RESET 15 MIN. COUNTER TO 0 |
| 00231A | E95B | 20 | C6 E923 |  | BRA | GONE |  |
| 00232 |  |  |  |  | END |  |  |

FIGURE 9 - MC68120 Software (Continued)

```
PAGE 005 MLTPRCA .SA:1
```

TOTAL ERRORS 00000--00000

```
E8E0 AROUND 00170 00173*
E83C CONTl 00090 00092*
E865 COUNT 00116*00118
E93A DMPCHK 00212 00216*
E85A DMPRAM 00091 00110*00219
E8F4 DOVRN 00180 00182*
E945 DPRST 00198 00221*
1785 EDPTR 00042*00070 00110 00157 00176 00182
E8AC ELOOP 00149*00159
E928 ERROR 00189 00191 00207*
178D FROM 00056*00080 00168 00172 00175
E923 GONE 00194 00202*00215 00231
OOCC HIGH 00050*00190
0001 IRQHG 00054*00072 00213 00227
0000 IRQLW 00052*00208 00222
E92E KPLKNG 00210*00218 00220
E8A6 LAST 00125 00147*
E87B LOOP 00127*00145
0011 LOW 00048*00188
1782 MINCTR 00037*00067 00165 00192 00201 00230
178B NRMPTR 00047*00082 00195 00200 00229
E903 OK 00184 00188*
0001 P2DDR 00011*00075
0003 P2DR 00010*00073 00209 00214 00223 00228
E834 POLL1 00088*000940010600203
OOF1 RMDR 00033*00121
1783 SDPTR 00040*00069 00111 00129 00132 00149 00152 00158 00183 00187
1780 SECCTR 00035*0006600102 00104 00167
0017 SEMPH1 00025*00202 00207
0018 SEMPH2 00026*00221
0 0 1 9 ~ S E M P H 3 ~ 0 0 0 2 7 * 0 0 0 8 8 ~ 0 0 2 1 6 ~
001A SEMPH4 00028*00210 00224
001B SEMPH5 00029*00139 00160
001C SEMPH6 00030*00140
0008 TCSR 00012*00092 00098
1789 TEMP 00045*00128 00133 00136 00148 00153 00156
0009 TIMERR 00013*00076 00099
OOOB TIMROC 00014*00078 00101
E881 TLOOP 00129*00138
E8C9 TMRSRV 00107 00165*
EB80 TO 00057*00169
EB00 TXDCR 00039*
1787 TXRMSZ 00044*00112
E94B WAIT 00224*00226
E89A WAIT1 00140*00142
OOFO WHNO 00031*0008400116001190012300144
```



FIGURE 10 - MC6809E Flowchart


FIGURE 10 - MC6809E Flowchart (Concluded)

PAGE 001 MLTPR09A.SA:1


FIGURE 11 - MC6809E Software

PAGE 002 MLTPR09A.SA: 1.

| 00059A | F81D | 84 | 80 | A |  | ANDA | \#\$80 | SEMAPHORE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00060A | F81F | 26 | FA | F81B |  | BNE | WAITl | BRANCH IF NOT READY |
| 00061A | F821 | 96 | F0 | A | FCHDTA | LDA | WHNO | READY, READ HOW MUCH DATA |
| 00062A | F823 | 81 | 00 | A |  | CMPA | \# 00 | TO TRANSFER |
| 00063 A | F825 | 27 | 1 C | F843 |  | BEQ | LAST | TX'FER REMAINDER IF WHNO $=0$ |
| 00064A | F827 | 8E | 00B0 | 0 A |  | LDX | \#\$00B0 | PREPARE TO TX'FER (READ) |
| 00065A | F82A | 108 E | 1000 | 0 A |  | LDY | \#\$1000 | 60 BYTE BLOCK |
| 00066 |  |  |  |  | LOAD | DAT | TO IPC PRI | NTER CONTROLLER AT \$E000 |
| 00067 |  |  |  |  | * THE | CONT | OLLER IS WA | ITING FOR THE DATA |
| 00068A | F82E | EC | 84 | A | MOVED | LDD | 0, X | GET 2 BYTES |
| 00069A | F830 | ED |  | E000 A |  | STD | >\$E000, X | STORE TO PRINTER IPC |
| 00070A | F834 | 30 | 02 | A. |  | LEAX | 2, X |  |
| 00071A | F836 | ED | Al | A |  | STD | 0, $\mathrm{Y}++$ | STORE 2 BYTES |
| 00072A | F838 | 8C | 00 EC | $C \quad A$ |  | CMPX | \#\$EC | CHECK IF DONE (60 BYTES) |
| 00073A | F83B | 26 | Fl | F82E |  | BNE | MOVED | GO AGAIN |
| 00074A | F83D | 97 | 1 C | A |  | STA | SEMPH6 | CLEAR SEMPH6 |
| 00075A | F83F | 0A | F0 | A |  | DEC | WHNO |  |
| 00076A | F841 | 20 | D8 | F81B |  | BRA | WAITl | WAIT FOR NEXT BLOCK |
| 00077A | F843 | 8E | 00B0 | 0 A | LAST | LDX | \#\$00B0 | INITIALIZE POINTERS FOR LAST |
| 00078A | F846 | 108E | 1030 | C A |  | LDY | \#\$103C | TRANSFER ( $\$ 1000+60=\$ 103 \mathrm{C})$ |
| 00079A | F84A | 1 F | 10 | A |  | TFR | X, D | CHECK HOW MUCH TO MOVE |
| 00080A | F84C | D3 | F0 | A |  | ADDD | WHNO |  |
| 00081A | F84E | 1083 | 00130 | 0 A |  | CMPD | \#\$00B0 | CHECK IF RMDR $=0$ |
| 00082A | F852 | 27 | 15 | F869 |  | BEQ | OUT | AND GET OUT IF SO |
| 00083A | F854 | FD | 12F0 | 0 A |  | STD | CMPTMP | IF NOT GO MOVE BLOCK |
| 00084A | F857 | 7C | 12 Fl | 1 A |  | INC | CMPTMP+1 | ADD 1 TI CMPTMP+1(00Fl) |
| 00085A | F85A | A6 | 84 | A | NXTBYT | LDA | $0, \mathrm{X}$ | GET NEXT BYTE OF DATA |
| 00086A | F85C | A7 |  | E000 A |  | STA | \$E000, X | STORE TO PRINTER |
| 00087A | F860 | 30 | 01 | A |  | LEAX | 1, X |  |
| 00088A | F862 | A7 | A0 | A |  | STA | 0, Y+ | STORE IN RAM |
| 00089A | F864 | BC | 12 F 0 | 0 A |  | CMPX | CMPTMP | CHECK IF DONE |
| 00090A | F867 | 26 | F1 | F85A |  | BNE | NXTBYT | IF NOT GO AGAIN |
| 00091A | F869 | 97 | 1 C | A | OUT | STA | SEMPH6 ${ }^{\circ}$ | CLEAR SEMPH6 |
| 00092A | F86B | 39 |  |  |  | RTS |  |  |
| 00093 |  |  |  |  |  |  |  |  |
| 00094 |  |  |  |  | * |  |  |  |
| 00095 |  |  |  |  | * | IRQ | ROUTINE |  |
| 00096 |  |  |  |  | * |  |  |  |
| 00097 |  |  |  |  | AH-H | ! THE | MC68120 WA | ANTS TO TELL ME SOMETHING!! |
| 00098A | F86C | 96 | 17 | A | IRQ | LDA | SEMPHI | CHECK IF ERROR SITUATION |
| 00099A | F86E | 84 | 80 | A |  | ANDA | \#\$80 |  |
| 00100A | F870 | 27 | 09 | F87B |  | BEQ | ERROR | BRANCH IF SO |
| 00101A | F872 | 96 | 18 | A |  | LDA | SEMPH2 | CHECK FOR NORMAL DATA |
| 00102A | F874 | 84 | 80 | A |  | ANDA | \#\$80 | DOWNLOAD |
| 00103A | F876 | 27 | 3B | F8B3 |  | BEQ | NORMAL | BRANCH IF SO |
| 00104A | F878 | 97 | 1 A | A | CLRIRQ | STA | SEMPH4 | WRITE CLEAR IRQ SEMPH |
| 00105A | F87A | 3B |  |  |  | RTI |  | BACK TO MAIN |
| 00106 |  |  |  |  | * |  |  |  |
| 00107 |  |  |  |  | *RECE I | E ERR | OR DATA ROU | JTINE |
| 00108 |  |  |  |  | * |  |  |  |
| 00109A | F87B | 8D | 9 C | F819 | ERROR | BSR | GETDTA | GET DATA INTO RAM |
| 00110A | F87D | BE | 12 FO | 0 A |  | LDX | CMPTMP | GET ADDRESS OF LATEST DATA |
| 00111A | F880 | A6 | 84 | A |  | LDA | 0, X | GET DATA AND CHECK |
| 00112A | F882 | 81 | CB | A |  | CMPA | \#\$CB | IF DATA |
| 00113A | F884 | 25 | 07 | F88D |  | BLO | CONT | TOO HIGH |
| 00114 A | F886 | 86 | CC | A |  | LDA | \#\$CC | IF SO - TURN DOWN TEMP. |
| 00115A | F888 | B7 | 0100 | 0 A |  | STA | LOWER |  |
| 00116A | F88B | 20 | 06 | F893 |  | BRA | SLOPE | GO TO SLOPE CHECK |

PAGE 003 MLTPR09A.SA:1


| F878 | CLRIRQ | 00104*00132 00134 | F85A | NXTBYT | 00085*00090 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 001360013800145 | F812 | OPEN | 0004700050 |  |
| 12F0 | CMPTMP | 00026*00083 00084 | F869 | OUT | 0008200091 |  |
|  |  | 0008900110 | 0101 | RAISE | 00024*00119 | 00137 |
| F88D | CONT | 00113 00117* | 00 Fl | RMDR | 00020* |  |
| 12 F 3 | DTAREQ | 00029*00040 00045 | 0017 | SEMPH1 | 00012*00098 |  |
| F87B | ERROR | 00100 00109* | 0018 | SEMPH2 | 00013*00101 |  |
| F821 | FCHDTA | 00061* | 0019 | SEMPH3 | 00014*00057 |  |
| F819 | GETDTA | $0004800057 * 00109$ | 001 A | SEMPH 4 | 00015*00104 |  |
| F86C | IRQ | 00098*00152 | 001 B | SEMPH5 | 00016*00058 |  |
| F843 | LAST | 00063 00077* | 001 C | SEMPH6 | 00017*00074 | 00091 |
| 12 F 2 | LAST1 | 00028*00125 00127 | F893 | SLOPE | 0011600124 |  |
| 0100 | LOWER | 00022*00115 00133 | F800 | START | 00038*00148 | 00149 |
| F8AA | MAGNC | 00128 00135* |  |  | 0015000151 | 00153 |
| F8Al | MAGNH | 00131* |  |  | 0015400155 |  |
| F809 | MAIN | 00045*00053 | F81B | WAITl | 00058*00060 | 00076 |
| F82E | MOVED | 00068*00073 | 00F0 | WHNO | 00018*00061 | 00075 |
| F8B8 | MOVIT | 00141*00144 |  |  | 00080 |  |
| F8B3 | NORMAL | 00103 00139* |  |  |  |  |

FIGURE 11 - MC6809E Software (Concluded)

AN-851

# MOTOROLA MC6845 CRTC SIMPLIFIES VIDEO DISPLAY CONTROLLERS 

## Prepared by

Charles Melear and Jack Browne
Microprocessor Applications Engineering

The need for displaying visual information by the general business community has found widespread applications. Banks, airports, department stores, and other businesses need rapid display of visual information at points of sale and points of use. Much of this information is generated by people who have only a limited knowledge of the electronics involved. Therefore, they must rely on the equipment used to automatically receive data, digest it, and display it on a video
monitor. Systems could range in complexity from those which display only a few lines of data to complicated word processors. Historically, character printers gave way to line printers. However, obtaining hard copy is cumbersome and slow, and a considerable amount of paper is used. Much of this information is used only momentarily and then discarded, such as inventory checks or airport flight schedules. The efficiency of low cost, high performance video monitors have


FIGURE 1 - CRT Controller Application
made the transition from hard copy to visual display even more advantageous. As video monitors have come into general use, the requirement for cost savings in the controller has intensified. LSI circuits have been appearing which meet that need.

The Motorola MC6845 CRT controller (CRTC) can economically solve many of the problems encountered with video monitor displays. This is acomplished by using an innovative design aimed at complete control of the monitor with intervention by the MPU only when new information is put into the display memory. The problems to be solved by the MC6845 in a raster scan video display controller are cost, number of required components, amount of intervention by MPU, timing and synchronization of signals, and software, among others.

Today, CRT controllers can be built using an MC6845 which require approximately 25 ICs plus the extra chips required for memory. This number represents only a fraction of the parts required just a few years ago when SSI and MSI logic devices were used. CRT controllers were built using SSI and MSI logic devices which required well over one hundred ICs. With the MC6845 approach, the number of ICs can be reduced to approximately 25 plus those required for memory.

To illustrate the capabilities of an MC6845 based terminal, the software and "rough" hardware considerations used in its design are discussed. The terminal, as shown in Figure 1, has the following features:

## Blinking Cursor <br> Carriage Return <br> Backspace <br> Line Feed <br> Move Cursor Up One Line Paging <br> Home Cursor <br> Clear Screen

Automatic Scrolling
The CRTC has an address register that can point to any one of eighteen buried registers as shown in Figure 2. These can be programmed for up to 256 characters per row and 128 rows per screen with the only limitation being the bandwidth of the monitor. For this terminal, an 80 by 24 format of 7 by 9 dot matrix characters is used. Horizontal and vertical sync positions are programmable allowing the CRTC to generate the horizontal and vertical retrace pulses. A blanking signal (display enable) is generated during both horizontal and vertical retrace. Two sets of address lines are used. The first set of fourteen lines cycles in a binary fashion through the display memory and is incremented with each CRTC clock pulse. The second set of four lines can be used to address the row address select lines of a character generator. These also cycle in a binary fashion and are incremented with each horizontal sync pulse. A cursor, which may be programmed to blink, is also generated by the CRTC. It will be displayed at the address held in the CRTC cursor address register.

## SYSTEM IMPLEMENTATION

Figure 3 represents a complete MC6808-MC6845 based system capable of receiving a digital input, processing it, and displaying alphanumeric data on a video monitor. The timing for the system is derived from a dot clock oscillator. Its frequency determines the rate at which information is shifted to the monitor. The dot clock oscillator output is divided by a counter to obtain the character rate clock. For a 9 column by 12 row character block which accommodates a 7 by 9 character, binary 8 is detected at Q3 on the counter and the resulting inverted output is fed into the synchronous clear input of the counter. For a 7 by 9 block, a logic gate could detect binary 6 on $\mathrm{Q} 0, \mathrm{Q} 1$, and Q 2 . It is important to use a counter with a synchronous clear so the clear pulse will be one dot clock period wide. The character clock (generated by
the rising edge of Q3) serves as a shift/load signal for the output shift register and a clock to latch data from the display memory. The CRTC clock (generated by the trailing edge of Q2) is used to clock the MC6845 CRTC. Each character rate clock increments the address lines (MA0-MA13) of the MC6845. The display memory must be capable of being controlled by either the MPU or the CRTC. Therefore, the address lines for both devices (A0-A13 and MA0-MA13) are routed through multiplexers such as the SN74LS157. The MPU takes control of the display memory only when a new character is to be written. The output of the multiplexer addresses the memory.
As shown in Figure 3, the $8 \mathrm{~K} \times 8$ static display memory requires 10 address lines for the address bus of the memory elements and 3 address lines for the 3-to- 8 line decoder which drives the chip selects of the memory elements. The output of the display memory is fed into an 8-bit latch (74LS374) and is clocked into the latch on the next character clock. This latch helps to prevent address line jitter which could present spurious data to the character generator ROM. The character clock is used to latch data into the SN74LS374. This creates a one character clock delay from the time that an address becomes valid to the memory until data is presented to the character generator ROM. The character clock is also used to load the parallel word from the character generator ROM into the shift register, producing a second character clock delay. Once the shift register is loaded the dot clock is used to serially shift data from the shift register to the video driver.
In order to synchronize both the display enable and cursor output with the shift register output, a two CRTC clock delay must be imposed. Both signals are synchronous with the CRTC address lines. To implement this delay, the two signals (cursor and display enable) are clocked through two latches by the noninverted character clock and fed into the video driver. The video signal is the combination of the shifted data ORed with cursor and then ANDed with Display Enable. This is fed into a "D" flip-flop and clocked out by the dot clock.
The CRTC generates row addresses for the character generator ROM. Cycling is synchronized within the CRTC by the horizontal sync pulse (HSYNC) so that the address lines are incremented by each HSYNC.
When the MPU is required to read or write to the display memory, the address line multiplexer must be switched to the MPU address lines. Since the display memory is located from $\$ 0000$ to $\$ 3 \mathrm{FFF}$, address lines A15 and A14 will both be logic " 0 " if and only if the display memory is being addressed. Therefore, only " 00 " needs to be decoded on these two lines as an MPU address select line. In normal operation where the CRT controller is controlling the display memory, the secondary data bus is being driven by the display memory. Also, the MPU data bus is being driven by the MPU or some other peripheral. This requires that the two data buses be isolated from each other except during an MPU read or write of the display memory. This requires bus transceivers that can be set to the high-impedance state in both directions. These are shown in Figure 2 as three MC6885 Hex Buffer-Inverters. (If octal buffers are used, only two are required.)

To complete the entire system, RAM, ROM, and I/O interface circuitry is placed on the data buses. The RAM is used primarily for a scratch pad memory and the locations accessed by the stack pointer register. The ROM contains the operating program to service the I/O interface. The I/O interface can be a keyboard outputting parallel ASCII code or row/column information. As long as some method can be programmed to receive digital data and transfer it onto the data bus, the CRT controller, using an MC6845, can display that information on a video display.


FIGURE 2 - MC6845 CRT Controller Block Diagram


FIGURE 3 - MC6808-MC6845 Display Terminal, Schematic Diagram

## DEVICE IMPLEMENTATION

The MC6845 CRTC has 18 programmable registers (R0-R17 in Figure 2) that control: the horizontal and vertical sync, number of characters per row, number of scan lines per row, number of rows per screen, the portion of memory to be displayed, cursor format and position, and the choice of one of three interlace modes.
The first four registers, R0 through R3, are concerned with the horizontal format. These registers determine the number of characters to be displayed, their width, and horizontal position. Programming considerations are based on the period of the monitor, i.e., the sweep plus retrace time. Also, the horizontal sync pulse should occur slightly after the beam is driven past the right-hand side of the screen. It is important to note that the beam is overdriven on the left side of the screen as well as the right. This means that a certain time elapses between the horizontal sync pulse and when the beam sweeps onto the screen from the left and is at the position for it to start displaying data.


FIGURE 4 - Monitor Period Divided Into Character Times

The period of the monitor should be divided into character times (see Figure 4). This will define the width of a character block and this value will be stored in the Horizontal Total Register (R0). A video monitor will require about $20 \%$ of the period to be reserved for retrace (see Figure 5), as opposed to about $35 \%$ for a TV. This means that the Horizontal Displayed Register (R1), which contains the number of characters to be displayed per row, will not usually exceed about $80 \%$ of the value in R0. If R0 contains a very small number, each character will be very wide. Likewise, if R0 contains a large number, the characters will be very narrow. The Horizontal Sync Position Register (R2) is programmed in character times and should be positioned such that it will occur slightly after the beam is driven past the right margin of the screen. The Horizontal Sync Width Register (R3), programmed in character times, should provide sufficient width to allow the discharge of the circuitry driving the horizontal sweep. It should be noted that the value in R0 usually exceeds the sum of the values in R2 and R3. This is to allow for the time required for the beam to sweep onto the screen from the left margin since it could be overdriven to the left.


FIGURE 5 - Horizontal Timing

Four registers, R4-R7, are used to set up the vertical format (see Figure 6). The frequency of the horizontal oscillator and the vertical refresh rate must be known. Generally, the vertical refresh rate is 60 Hz . The horizontal frequency, usually $15,750 \mathrm{~Hz}$, divided by the frame refresh rate is equal to the total number of scan lines per frame. The vertical sync pulse requires 16 scan lines. This means that the programmer cannot use the total number of scan lines for information display. A character block which contains the character to be displayed, plus spacing columns to the right and additional scan lines on the bottom, is chosen by the programmer. Typically, a character generator ROM with a $7 \times 9$ matrix element will be placed in a $9 \times 12$ character block. The Vertical Total Register (R4) contains the number of character rows per screen which is equal to the total number of scan lines divided by the height of the character block. This height is programmed in scan lines and placed in the Max Scan Line Address Register (R9). The number of scan lines left over is written into the Vertical Adjust Register (R5). All scan lines must be accounted for so the CRT controller will exactly match the vertical refresh rate; otherwise, the display will "swim" or have a wavy motion. The Vertical Displayed Register (R6) contains the number of character rows that the programmer wishes to be displayed. The Vertical Sync Position Register (R7) contains the position of the vertical sync pulse. This number, programmed in character times, must be


FIGURE 6 - Vertical Timing
greater than or equal to the Vertical Displayed Register (R6), but not so much greater that it shifts the last rows of the displayed text off the bottom of the screen. Once these registers are set $u p$, the raster is completely defined.

Three operating modes are available with the MC6845 which have to do with which field (odd or even) that information is written into. The first mode, Normal Sync, writes information into one field only (see Figure 7). Remember, one frame requires two vertical sweeps of the screen. The first sweep (even field) starts at the upper left corner of the screen and the second sweep (odd field) starts at the top center. When writing into one field, each dot will be updated 60 times per second.

| Raster <br> Add. <br> Normal <br> Sync | Raster Add. <br> Interlace <br> Sync | Master Add. <br> -Even Field <br> - - Odd Field <br> Interlace <br> Sync and Video |
| :---: | :---: | :---: |

FIGURE 7 - Interlace Mode (R8)

The second mode, Interlace Sync, writes in both fields. The odd field is an exact duplicate of the even field. Essentially, the same information is written twice. This has the advantage of making the letters appear to have solid vertical lines thus improving resolution. However, each dot is now refreshed only 30 times per second which may cause an objectionable flicker on the screen. This flicker cannot be perceived by all people due to variances in eye sight. Also, the persistance of the phosphor will moderate the effect of the flicker.

The third mode, Interlace Sync and Video, also writes in both fields. However, one half the character is written in each field. This means an eight row character block in this mode will have four scan lines in the even field and four in the odd field making a character only half the height of the other two modes. This allows the highest screen density for the MC6845. These modes are programmed in the Interlace Mode Register (R8).

The MC6845 also controls the cursor format and blink rate (see Figure 8). Each character row has a certain number of scan lines as defined by the Max Scan Line Address Register (R9). The Cursor Start Register (R10) specifies on which scan line the cursor begins. Also, this register contains a bit that specifies whether the cursor will blink or not blink. Another bit specifies the blink rate which is either one sixteenth or one thirty second of the field rate.

The Cursor End Register (R11) specifies the scan line at the bottom of the cursor. If the same number is specified for both the starting and ending scan line, the cursor will be one line tall.

There are six remaining registers. The Start Address Registers High (R12) and Low (R13), contain the address of the first byte of memory to be displayed after vertical retrace. The Cursor Registers High (R14) and Low (R15) contain the address where the cursor will appear. The Light Pen Registers High (R16) and Low (R17) will receive the current address appearing on the CRT control address lines following the recognition of the low-to-high transition of the light pen strobe (LPSTB) input. Once the LPSTB low-to-high


FIGURE 8 - Cursor Start and End Register
transition is recognized, the next low-to-high CRTC clock transition latches the address information and loads it into the Light Pen Register. These registers are used primarily by the programmer who writes the software for the terminal. The method in which they are used is discussed in the software considerations portion of this application note.

In order to complete the hardware discussion, the dot clock and character clocks must be defined. The character clock rate will be the product of the horizontal oscillator frequency and the total horizontal character times described in calculating the value for R0. The dot clock will be the product of the character rate clock and the width of the character block in columns. This requires a different dot clock for each screen format.

## SOFTWARE IMPLEMENTATION

Once the system has been defined, software development may begin. The firmware residing in ROM will initialize and support the terminal. When power is applied to the system, the MPU automatically jumps to the reset address stored in location \$FFFE and \$FFFF. This address is the beginning of the initialization sequence.

After a power-on-reset, the display memory is initialized (to avoid a flash of false data), the eighteen buried registers of the CRT controller are initialized, and characters are accepted from the keyboard. Some control characters will be decoded to implement the following features:

| Carriage Return | Move Cursor Up One Line |
| :--- | :--- |
| Backspace | Paging |
| Line Feed | Home Cursor |

## Clear Screen

Scrolling up or down will be done automatically as required.
The software was developed using the concepts of structured programming. The first two routines which were written support the hardware development and debugging. The first routine is named CHARGN and its flowchart is shown in Figure 9. This routine initializes the display memory with successive ASCII character codes which help identify addressing problems. The second routine is named CRTINT and initializes the CRT controller (see flowchart in Figure 10). The register values to implement an 80 by 24 display are read from the ROM and stored into the buried registers of the CRT controller. Again, it is important to initialize the display memory prior to initializing the MC6845, to avoid a flash of false data. After the system has been initialized by running this program (as listed in Figure 11), waveforms, timing, and data may be checked, thus speeding the design phase.


FIGURE 9 - CHARGN Subroutine Flowchart Loads ASCII character codes into display memory.


FIGURE 10 - CRTINT Subroutine Flowchart Initializes the CRTC registers with the previously calculated values stored in the ROM.


FIGURE 11 - CRT DEM Listing
This program, resident in PROM, will initialize the display memory with successive ASCII characters. This will allow initial checkout of the hardware.

These routines must be modified and additional routines written to implement all of the features of the terminal. A MONITOR program (see flowchart in Figure 12) is called by the reset vector stored in the ROM. Under control of the monitor program, the stack pointer is initialized at the end of the RAM (address \$A07F), the self-modifying sections of code are dumped to the RAM, and all variables are initialized.
The BLANKR subroutine is then called. It is a revision of the CHARGN subroutine (see flowchart in Figure 9 and listing in Figure 11). Instead of stepping through the entire ASCII character code, the ASCII blank code (\$20) is stored in the display memory. After the display memory has been filled with blanks, the CRTINT subroutine, discussed previously, is called.
The monitor program calls CHARRC, a subroutine which accepts and processes a character. Control is returned to the monitor program which in turn loops on the CHARRC subroutine call. The result is that the terminal continuously accepts characters. A flowchart of CHARRC appears in Figure 13. The CHARRC subroutine calls the input character subroutine INCH (see flowchart in Figure 14), which receives one keyboard entry.


FIGURE 12 - MONITOR Program Flowchart Calls all routines required to implement the terminal.


FIGURE 13 - CHARRC Subroutine
Accepts characters from keyboard, moves cursor, and decodes all special characters.

The special functions are implemented using control characters which are not normally utilized by CRT terminals. Table 1 lists the feature and its control character and indicates which routine processes the command. Each time one of the special characters is received, a jump to the appropriate routine occurs. All characters received from the keyboard, except for the special control characters, are writ- . ten to the current cursor location, the cursor is moved one space, and a blank is written under the cursor.

To facilitate carriage returns, a space counter (SPACES) is used. It keeps track of the cursor displacement from the beginning of the current line. The counter (SPACES) is used whenever a carriage return key is pressed. The cursor is moved back to the beginning of the line by subtracting the number of spaces from the Cursor Registers (R14 and R15). A line feed is then generated by adding the number of characters per line to the Cursor Register.
The CRT controller treats the screen memory as a linear array such that the last space of a line and the first space of the next line are located at adjacent memory locations. When the cursor is at the end of a line and another character is input, the cursor moves to the first of the next line. The space counter (SPACES) must be reset.


FIGURE 14 - INCH Subroutine Flowchart
Polls PIA A Control Register until IRQA1 is set, then the data is retrieved from the PIA A Data Register

TABLE 1 - Subroutine Implementation of Terminal Features

| Feature | Keyboard Entry | Subroutine Name | Flowcharted in Figure | Result |
| :---: | :---: | :---: | :---: | :---: |
| Scroll Up | None | SCROLU | 15 b | Called whenever a line feed is generated. Will add a line to bottom of screen when necessary. |
| Carriage Return | CR Key | CR | 16 | Generates carriage return, calls LF. |
| Line Feed | LF Key | LF | 17 | Generates line feed, calls SCROLU. |
| Back Space | (C) H | BS | 18 | Generates back space and blanks under cursor, calls SCROLD when cursor moves back to previous line. |
| Move Cursor Up One Line | (C) $\$$ | UPLINE | 19 | Moves cursor up one line, calls SCROLD. |
| Move to Next Page | (C) D | PAGE | 20 | Moves to same place on next page. |
| Home Cursor | (C) $A$ | HOME | 21 | Moves cursor. |
| Clear Screen | (C) G | CLEAR | 22 | Clears page starting at cursor. |
| Scroll Down | None | SCROLD | 23 | Called whenever cursor moves back one line. Adds a new line to top of screen when necessary. |



FIGURE 15a - Scrolling
Performed by changing the Start Address in R12 and R13 in the CRTC. This example shows how an $80 \times 24$ display is scrolled up one line.


FIGURE 15b - SCROLU Subroutine Flowchart
The 14-bit cursor address is checked to see if cursor has moved off the screen. If so, the 14 -bit start address is incremented to add a new line (with the cursor) at the bottom.


FIGURE 16 - CR Subroutine Flowchart
Generates a cursor return by subtracting SPACES (the space counter) from the current cursor position in R14 and R15 of the CRT. Jumps to LF to generate a line feed.


FIGURE 17 - LF Subroutine Flowchart
Generates a line feed by adding the number of characters per line to the current cursor position stored in R14 and R15 of the CRTC. Jumps to SCROLU to see if a new line should be scrolled on the page.

Whenever SPACES is reset, the scroll up routine (SCROLU) is called to determine if the cursor is still on the CRT screen. If the cursor has moved off the bottom of the CRT screen, then the Start Address Registers (R12 and R13) are adjusted to scroll a new line in at the bottom of the screen. The SCROLU routine is illustrated in Figure 15a and flowcharted in Figure 15b

Flowcharts, describing implementations of the special features listed in Table 1, are presented in Figures 15-23. Notes at the bottom of each figure explain the algorithms employed.

When the routine to generate a line feed LF (flowcharted in Figure 17) is called, the cursor is moved down one line. Because this may move the cursor off the screen, the


FIGURE 18 - BS Subroutine Flowchart
Backspaces and blanks under cursor. Jumps to SCROLD and checks if the cursor has moved off the top of the screen.


FIGURE 19 - UPLINE Subroutine Flowchart
Moves the cursor up one line by subtracting the number of characters per line from current cursor position stored in R14 and R15 of the CRTC. Jumps to SCROLD to check if the cursor has moved off the top of the screen.

SCROLU routine, to scroll up one line, is called. Similarly, whenever the backspace routine or the routine to move the cursor up one line (UPLINE, see flowchart in Figure 19) is called, the cursor may be moved back to the previous line. This may also move the cursor off the top of the screen requiring the routine which scrolls down one line (SCROLD, see flowchart in Figure 23) to be called. The scrolling, whether up or down, is implemented by modifying the starting address stored in CRTC Registers R12 and R13. Scrolling up is implemented by adding or subtracting the number of characters per line to the start address. Note that the CRTC Cursor Registers R14 and R15 are the only read/write registers. This requires the use of a variable to retain the current start address duplicated in R12 and R13 (write only).


FIGURE 20 - PAGE Subroutine Flowchart
Moves to the same position on the next page by adding PAGES to the high order byte of the starting address (R12) and the high order byte of the cursor position (R14). PAGES multiplied by $\$ 100$ equals the number of characters per page.


FIGURE 21 - HOME Subroutine Flowchart
Reset start address and cursor position to the beginning of the current page, then cleat SPACES and jump to CLEAR to put blanks in each display memory element of the current page.


FIGURE 22 - CLEAR Subroutine Flowchart
Stores ASCII blank, code $\$ 20$, into all memory locations on the current page starting at the cursor.

A complete listing of the software appears in Figure 24 and will implement all the described features. A semi-structured approach is utilized to simplify changes or additions. The MC6845 CRTC supplies the video and sync pulses to the CRT and may be programmed by the MC6808 MPU for different screen formats. In fact, formats can be changed "on-the-fly" provided that the appropriate dot clocks are available.

Additional "bells and whistles," such as page editing, block transmit, or receive could be added. Interface circuitry, not described herein, should be added for a parallel or


FIGURE 23 - SCROLD Subroutine Flowchart
Checks to see if the cursor is before the screen by seeing if the cursor position registers (R14 and R15) are less than the Screen Start Registers (R12 and R13). If so, the start address of R12 and R13 is decremented by CHRPLN, the number of characters per line.
serial interface. A programmable character generator would allow the use of semigraphics. Full graphics could also be implemented with each memory bit corresponding to a dot on the CRT screen. A non-encoded keyboard could also be used with the software expanded to decode the keyboard. Additional ICs could be added enabling the MPU and CRTC to run on different phases so that the MPU has transparent access to the display memory. The software, developed in this article, may be used as is or used as a building block to implement additional features.
PAGE 001 CRTC .SA: 1 CRTC


PAGE 002 CRTC .SA:1 CRTC


FIGURE 24 - Complete Listing of CRTC Software
(Continued)


PAGE 004 CRTC .SA:1 CRTC

PAGE 005 CRTC .SA: 1 CRTC

(Continued)

PAGE 006 CRTC .SA: 1 CRTC



PAGE 008 CRTC .SA: 1 CRTC


```
FCF4 ACIACS,00012*00013 00201
FCF5 ACIADA 00013*00204
E2A4 BEFORE 00404 00412 00414*
E279 BLANK 00388*00392
E064 BLANK1 00097*00100
A006 BLANKH 00031*00033 00059 00182
AO07 BLANKL 00032*0003400060 00169 00175
E05F BLANKR 00087 00095*
ElAF BS 00147 00290*
A006 BSPOSH 00033*00306
A007 BSPOSL 00034*00297
ElE5 CALLER 00311 00313*
El67 CARRY 00243 00245*
EOF5 CARRYD 00179 00181*
E153 CHANGE 00235 00237*
A001 CHARH 00029*00057 00174 00177 00180
A002 CHARL 00030*00058 00166
AO16 CHARLN 00042*00190 00240 00275 00313 0032400417
E08F CHARRC 00089 00138*
E258 CLEAR 00162 00375*
AOOE COMPR 00036*00063 00064 00382
El77 CR 00144.00257*
E071 CRT 00108*00114
3 0 0 0 ~ C R T C A D ~ 0 0 0 1 4 * 0 0 0 1 5 ~ 0 0 1 0 8 ~ 0 0 1 6 4 ~ 0 0 1 7 1 ~ 0 0 2 2 5 0 0 2 3 1 ~ 0 0 2 3 8 0 0 2 4 6 ~
0025800264 00273 00279 00291 00296 00322 0032800337
    0034300353 00359 0036200367003760038400401 00409
    00415 00423
3 0 0 1 ~ C R T C R G ~ 0 0 0 1 5 * 0 0 1 1 0 ~ 0 0 1 6 5 0 0 1 6 8 0 0 1 7 2 0 0 1 8 1 0 0 2 2 6 0 0 2 3 2 0 0 2 4 1 )
    00249 00259 00261 00265 00274 00277 00280 00282 00292
    00294.00300 00302 00304 00323 00326 00329 00331 00340
    0034400346 003540035600360 00364 0036800377 00385
```

FIGURE 24 - Complete Listing of CRTC Software
(Continued)

```
E2B8 CRYSET 00420 00422*
E0C8 CURSE 00141 00161 00163*
E09E DECl 00143 00145*
E0A5 DEC2 00146 00148*
EOAC DEC3 00149 00151*
EOB3 DEC4 00152 00154*
EOBA DEC5 00155 00157*
E0C1 DEC6 00158 00160*
E097 DECODE 00140 00142*
ElCB DECR 00299 00302*
AO14 ENDH 00040*00068 00223
AOl5 ENDL 00041*00069 00216 00229
El52 EQUALI 00228 00234 00236*
E295 EQUAL2 00405 00407*
E2A3 EXIT 00413*
El2E FIND 00217 00220*
E12F FIND1 00219 00221*
E22A HOME 00159 00352*
E110 INCH 00138 00201*00203 00207
AOOA INDEX 00035*00061 00062 00380 00386
El91 LF 00150 00272*
0040 MOVE. 00020*00173 00305 00379
ElA9 NCARRY 00276 00282*
E0F2 NOCARY 00176 00180*
E1D2 NODECR 00301 00305*
E207 NOOCRY 00325 00331*
ElOF NOSCRL 00192 00195*
E20C PAGE 00156 00336*
0004 PAGESZ 00021*00339 00345 00381
00FC PGMASK 00022*00355 00378
AOOO RAM 00028*00029 00030 00031 00032 00035 00036 00037 00038
    00039 00040 00041 00042 00071 00072 0007400076 00078
    0 0 0 7 9 0 0 0 8 0 0 0 0 8 2 0 0 0 8 4 0 0 0 8 6 0 0 1 8 8 0 0 3 0 7 0 0 3 8 7 0 0 3 9 1 )
E05B RUN 00089*00090
E10C SCRLOL 00194*
0002 SCRNH 00023*00222
00AB SCRNL 00024*00215
47DO SCRNND 00019*00099
4000 SCRNST 00018*00019 00096
E284 SCROLD 00316 00332 00399*
E120 SCROLU 00194 00214*00283
AOll SPACES 00037*00065 00189 00191 00193 00260002660030800309
    00315 00369
A012 STARTH 00038*00066 00221 0024700250 00338003410035700399
    00424 00427
A013 STARTL 00039*00067 00214002390024200365004070041600419
E07F TABLE 00107 00118*
ElEF UPLINE 00153 00321*
El8E YES 00262 00266*
```

FIGURE 24 - Complete Listing of CRTC Software
(Continued)

# MONITOR FOR THE MC146805G2L1 MICROCOMPUTER 

Prepared by<br>David Bush<br>Microprocessor Product Engineer<br>and<br>Ed Rupp<br>Microprocessor System Design Engineer

## INTRODUCTION

The MC146805G2 is a fully static single-chip CMOS Microcomputer. It has 112 bytes of RAM, 2106 bytes of user ROM, four 8-bit input/output ports, a timer, and an on-chip oscillator. The MC146805G2L1 ROM contains a monitor routine which provides the user with the ability to evaluate the MC146805G2 using a standard RS232 terminal. The user can enter short programs into the on-chip RAM and execute them via the monitor. A description of the monitor operation follows along with an assembled listing of the actual program.

## MONITOR MODE

In this mode the MC146805G2L1 Microcomputer is connected to a terminal capable of running at $300,1200,4800$, or 9600 baud. Figure 1 contains a schematic diagram of the monitor mode connections and a table showing C0 and C1 switch settings to obtain a baud rate that matches the terminal. Be sure the oscillator frequency is 3.579545 MHz . Any area of RAM from location $\$ 18$ to $\$ 7 \mathrm{~A}$ may be used for program storage; however, upper locations may be needed for user stack.

When the microcomputer is reset, a power-up message is printed. Following the message, the prompt character "." is printed and the monitor waits for a response. The response may consist of single letter commands with some commands requiring additional input. Unrecognized commands respond by printing "?". Valid commands are:
R - Display the Register
A - Display/Change the Accumulator
X - Display/Change the Index Register
M - Display/Change Memory
C - Continue Program Execution
E - Execute Program at Address
S - Display State of I/O and Timer

## R - Display the Register

The processor registers are displayed as they appear on the stack. The format of the register print is:

## HINZC AA XX PP

The first field shows the state of the condition code register bits. Each bit in the register has a single letter corresponding to the bit name. If the letter is present, the bit is 1 . If a " . " is printed in place of the letter, that bit is 0 . For example, "H. ZC" means that the $\mathrm{H}, \mathrm{Z}$, and C bits are 1 and that the I and N bits are 0 . The remainder of the line shows the status of the accumulator, index register, and program counter, respectively. The stack pointer is always at a fixed address (in this case $\$ 7 \mathrm{~A}$ ). The values shown are the values loaded into the CPU when a " $C$ " or " $E$ " command is executed. All register values except the condition code register can be changed with other commands. To change the condition code register, it is necessary to use the memory change command and modify location \$7B.

## A - Examine/Change the Accumulator

This command begins by printing the current value of the accumulator and then waits for more input. In order to change the current value, type in a new value (two hex digits). To leave the accumulator unchanged, type any non-hex digit (a space is a good choice).

## X - Examine/Change the Index Register

This procedure is the same as the " A " command, but affects the index register instead.

## M - Examine/Change Memory

Any memory location may be examined or changed with this command (except of course, ROM). To begin, type "M" followed by a hexadecimal address in the range $\$ 0000-\$ 1 \mathrm{FFF}$. The monitor responds by beginning a new line


FIGURE 1. Monitor Mode Schematic Diagram
and printing the memory address followed by the current contents of that location. At this point you may type:

1. "." and re-examine the same byte. (Try this with location \$0008.)
2. " $\wedge$ " and go to the previous byte. Typing " $\wedge$ " at location $\$ 0000$ causes the monitor to go to $\$ 1$ FFF.
3. "CR" and go to the next byte. "CR" is the carriage return character. The byte after $\$ 1$ FFF is $\$ 0000$.
4. " $D D$ ", where " $D D$ " is a valid 2-digit hexadecimal number. The new data is stored at the current address and the monitor then goes to the next location. This means that to enter a program it is only necessary to go to the starting address of the program and start typing in the bytes. To see if the byte was really inputted, you can use the " $\wedge$ " character to return to the last byte typed in.
5. Finally, any character other than those described above causes the memory command to return to the prompt level of the monitor and prints "."

## C - Continue Program Execution

The "C", command merely executes an RTI instruction. This means that all the registers are reloaded exactly as they are shown in the register display. Execution continues until the reset switch is depressed or the processor executes an SWI. Upon executing an SWI, the monitor regains control and prints the prompt character. This feature can be used for an elementary form of breakpoints. Since there is really no way to know where the stack pointer is after an SWI, the monitor assumes that it is at $\$ 7 \mathrm{~A}$. This will not be the case if an SWI is part of a subroutine. In this case, the monitor will be re-entered but the stack pointer will point to $\$ 78$. This is perfectly valid and typing "C" will pick up the program from where it left off. However, the A, X, R, and E commands all assume the stack starts at $\$ 7 \mathrm{~A}$ and will not function properly. If the stack location is known, it is still possible to examine the registers by using the M command.

## E - Start Execution at Address

The " $E$ " command waits for a valid memory address
( $\$ 0000-\$ 1 \mathrm{FFF}$ ) and places the address typed on the stack at locations $\$ 7 \mathrm{E}$ and $\$ 7 \mathrm{~F}$. The command then executes an RTI just like the " C " command. If the address typed is not a valid memory address, the command exits to the monitor without changing the current program counter value.

## S - Display I/O States and Timer

The "S" command displays ports A, B, C, and D data along with the timer data and control register contents. The format of the display is:

A B C D TIM TCR

The data displayed is simply memory (RAM) locations $\$ 0000-\$ 0003$ with $\$ 0008$ and $\$ 0009$. Ports A, B, and D may be written to by first making them all outputs; i.e., for port A, change location $\$ 0004$ (port A DDR) to $\$$ FF. Port C and the timer registers cannot be changed as they are used by the monitor.

## MONITOR PROGRAM

A flowchart for the monitor mode program is provided in Figure 2. A listing for the ROM monitor program is attached to the end of this application note.


FIGURE 2. Monitor Mode Operating Flowchart


```
* R Print registers. Prmat is CCCCC AA XX ppp
    A -- Print/changg A accumulator.
        Prints the register value, then
        waits for new value. Type
        any non-hex character to exit.
    x -- Print/change }x\mathrm{ accumulator
        Works the same as 'A', except modifies X instead.
    M -- Memory examine/change
        Type M AAA to begin.
            then type:. -- to re-examine current
                                    to examine previous
                                    CR -- to examine next
                            DD -- new data
            Anything else exits memory command.
    C -- Continue program. Execution starts at
            the location specified in the program
            counter, and
        continues until an swi is executed
        or until reset.
    E -- Execute from address. Format is
        E AAAA. AAAA is any valid memory address
    S -- Display Machine State. All important registers are
            displayed.
            Special Equates
            060c 00 2e
0602 00 0d
0602 00 5e
0602 00 2e
0602 00 7f
06020077a
060200 10
0602 00 14
060200 15
060200 16
0602 00 17
```





```
Sep 8 15:10 1981 146805G2 ROM Monitor Listing Page 6
```



```
Sep 8 15:10 1981 146805G2 ROM Monitor Listing Page }
0747 ad 15
374b ad d?
074d b7 10
074if44
075044
075144
075244
0753 ad 1s
O755 be 10
0757 ad 12
0759 ad el
075b ad 2e
075d 81
075e b7 10
0760 44
076144
76c. 44
0763 44
0764 ad 05
0766 b& 10
706 bo 10
0 7 6 8 ~ a d ~ 0 1 ~
076a 81
0766 b7 13
076d a4 of
076f ab 30
0 7 7 1 ~ a ~ 1 ~ 3 9 ~
0773 23 02
0775 ab 07
0777. Ed 08 01
077a b& 13
077e 81
b) }1
077f ab 0d
0 7 8 1 ~ c d ~ 0 8 0 1 ~
0784 ab 0a
0786 ad 79
0 7 8 8 \text { bo } 1 0
078a 81
```



|  | $\begin{aligned} & \text { * } \\ & \text { * } \end{aligned}$ | puts --- print a blank (space) <br> $A$ and $X$ unchanged |
| :---: | :---: | :---: |
| $0786 \quad 6710$ | puts | sta get save |
| 078d at 20 |  | lda \#BL |
| 078f ad 70 |  | bst pute |
| 0791 bs 10 |  | Ida get restore |
| 079381 |  | rts |
|  | * | getbyt --- get a hex byte from terminal |
|  | * | A gets the byte typed if it was a valid hex number, |
|  | * | A gets the byte typed if it was a valid hex number, otherwise A gets the last character typed. The c-bit is |
|  | * | set on non-hex charactersi cleared otherwise. $x$ |
|  | * | unchanged in any case. |
| 0794 ad Of |  |  |
| 0756 es Oc | get | bst getnyb build byte from 2 nybbles |
| 079848 |  | bes nobyt bad character in input |
| 079948 |  | asla |
| 079a 48 |  | asla |
| 079648 |  | asla shift nybble to high nybble |
| 0796 b7 10 |  | sta get save it |
| 079e ad 05 |  | bst getnyb get low nybble now |
| 07902502 |  | bes nobyt bad character |
| 07ac bo 10 |  | add get c-bit cleared |
| $07 \pm 481$ | nobyt | rts |
|  | * | getnyb --- get hex nybble from terminal |
|  | * | A gets the nubble typed if it was in the range $0-F$, |
|  | * | otherwise $A$ gets the character typed. The c-bit is set |
|  | * | on non-hex charactersi cleared otherwise. $X$ is |
|  | * | unchanged. |
| 07 a ad ic | getnyb | bst getc get the character |
| 07a7 34 7f |  | and \#\%1111111 mask parity |
| $07 a 9$ b7 13 |  | sta get+3 save it just in case |
| 07ab a0 30 |  | sub \#o subtract ascii zero |
| 07ad 2b 10 |  | bmi nothex was less than '0'. |
| 07af al 09 |  | cmp \#9 ${ }^{\text {cmp }}$ |
| 07b1 230 O |  | bls gotit |
| 0763 a0 07 |  | sub *'A-'9-1 funny adjustment |
| 0765 al of |  | cmp \#\$F too big? |
| 07 b 72206 |  | bhi nothex was greater than ' $F$ ' |
| 0759 al 09 |  | cmp \#9 check between 9 and $A$ |
| 07bb 2302 |  | bls nothex |
| 07bd 98 | gotit | cle $c=0$ means good hex char |
| O7be 81 |  | rts |
| 07bf bs 13 | nothex | 1da get+3 get saved character |
| 076199 |  | sec |
| 07ce 81 |  | rts return with error |
|  | * |  |
|  |  |  |





e2eneany.

$$
\begin{aligned}
& \text { 1han } \\
& 15912-4:
\end{aligned}
$$


[^0]:    This information has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Motorola reserves the right to make changes to any products herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein. No license is conveyed under patent rights in any form. When this document contains information on a new product, specifications herein are subject to change without notice.

